A Codesigned On-Chip Logic Minimizer

Roman Lysecky, Frank Vahid

Research output: Contribution to conferencePaper

6 Scopus citations

Abstract

Boolean logic minimization is traditionally used in logic synthesis tools running on powerful desktop computers. However, logic minimization has recently been proposed for dynamic use in embedded systems, including network route table reduction, network access control list table reduction, and dynamic hardware/software partitioning. These new uses require logic minimization to run dynamically as part of an embedded system's active operation. Performing such dynamic logic minimization on-chip greatly reduces system complexity and security versus an approach that involves communication with a desktop logic minimizer. An on-chip minimizer must be exceptionally lean yet yield good enough results. Previous software-only on-chip minimizer results have been good, but we show that a codesigned minimizer can be much better, executing nearly 8 times faster and consuming nearly 60% less energy, while yielding identical results.

Original languageEnglish (US)
Pages109-113
Number of pages5
DOIs
StatePublished - Dec 1 2003
Externally publishedYes
EventFirst IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2003 - Newport Beach, CA, United States
Duration: Oct 1 2003Oct 3 2003

Other

OtherFirst IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2003
CountryUnited States
CityNewport Beach, CA
Period10/1/0310/3/03

Keywords

  • Dynamic optimization
  • Embedded CAD
  • Embedded systems
  • Hardware/software codesign
  • Logic minimization
  • On-chip logic minimization
  • On-chip synthesis
  • System-on-a-chip

ASJC Scopus subject areas

  • Hardware and Architecture

Fingerprint Dive into the research topics of 'A Codesigned On-Chip Logic Minimizer'. Together they form a unique fingerprint.

  • Cite this

    Lysecky, R., & Vahid, F. (2003). A Codesigned On-Chip Logic Minimizer. 109-113. Paper presented at First IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2003, Newport Beach, CA, United States. https://doi.org/10.1145/944674.944677