A methodology for cognitive NoC design

Wo Tak Wu, Ahmed Louri

Research output: Contribution to journalArticle

3 Scopus citations

Abstract

The number of cores in a multicore chip design has been increasing in the past two decades. The rate of increase will continue for the foreseeable future. With a large number of cores, the on-chip communication has become a very important design consideration. The increasing number of cores will push the communication complexity level to a point where managing such highly complex systems requires much more than what designers can anticipate for. We propose a new design methodology for implementing a cognitive network-on-chip that has the ability to recognize changes in the environment and to learn new ways to adapt to the changes. This learning capability provides a way for the network to manage itself. Individual network nodes work autonomously to achieve global system goals, e.g., low network latency, higher reliability, power efficiency, adaptability, etc. We use fault-tolerant routing as a case study. Simulation results show that the cognitive design has the potential to outperform the conventional design for large applications. With the great inherent flexibility to adopt different algorithms, the cognitive design can be applied to many applications.

Original languageEnglish (US)
Article number7128666
Pages (from-to)1-4
Number of pages4
JournalIEEE Computer Architecture Letters
Volume15
Issue number1
DOIs
StatePublished - Jan 1 2016

Keywords

  • Adaptive
  • Cognitive process
  • Fault-tolerant
  • Intelligent agent
  • Machine learning
  • Multicore
  • Network-on-chip
  • NoC

ASJC Scopus subject areas

  • Hardware and Architecture

Fingerprint Dive into the research topics of 'A methodology for cognitive NoC design'. Together they form a unique fingerprint.

  • Cite this