A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation

Ahmed Louri, Hongki Sung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Summary form only given, as follows. The authors propose a novel compiler-directed cache management scheme which allows parallel invalidation of a subset of array elements. The scheme limits nonstale data invalidations using a novel memory allocation technique. Its correctness is proved using a flow graph model. It is also shown that the scheme provides more cacheability than the previous compiler-directed ones and has lower overhead in determining read hit at runtime. A new performance parameter called unwanted invalidation ratio, for compiler-directed coherence schemes, is also proposed.

Original languageEnglish (US)
Title of host publicationConference Proceedings - Annual Symposium on Computer Architecture
PublisherPubl by IEEE
Pages428
Number of pages1
ISBN (Print)0897915097
StatePublished - May 1992
Externally publishedYes
Event19th International Symposium on Computer Architecture - Gold Coast, Aust
Duration: May 19 1992May 21 1992

Other

Other19th International Symposium on Computer Architecture
CityGold Coast, Aust
Period5/19/925/21/92

Fingerprint

Storage allocation (computer)
Flow graphs
Data storage equipment

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Louri, A., & Sung, H. (1992). A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation. In Conference Proceedings - Annual Symposium on Computer Architecture (pp. 428). Publ by IEEE.

A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation. / Louri, Ahmed; Sung, Hongki.

Conference Proceedings - Annual Symposium on Computer Architecture. Publ by IEEE, 1992. p. 428.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Louri, A & Sung, H 1992, A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation. in Conference Proceedings - Annual Symposium on Computer Architecture. Publ by IEEE, pp. 428, 19th International Symposium on Computer Architecture, Gold Coast, Aust, 5/19/92.
Louri A, Sung H. A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation. In Conference Proceedings - Annual Symposium on Computer Architecture. Publ by IEEE. 1992. p. 428
Louri, Ahmed ; Sung, Hongki. / A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation. Conference Proceedings - Annual Symposium on Computer Architecture. Publ by IEEE, 1992. pp. 428
@inproceedings{dfb9da2f670d421ab879249e5766585e,
title = "A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation",
abstract = "Summary form only given, as follows. The authors propose a novel compiler-directed cache management scheme which allows parallel invalidation of a subset of array elements. The scheme limits nonstale data invalidations using a novel memory allocation technique. Its correctness is proved using a flow graph model. It is also shown that the scheme provides more cacheability than the previous compiler-directed ones and has lower overhead in determining read hit at runtime. A new performance parameter called unwanted invalidation ratio, for compiler-directed coherence schemes, is also proposed.",
author = "Ahmed Louri and Hongki Sung",
year = "1992",
month = "5",
language = "English (US)",
isbn = "0897915097",
pages = "428",
booktitle = "Conference Proceedings - Annual Symposium on Computer Architecture",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation

AU - Louri, Ahmed

AU - Sung, Hongki

PY - 1992/5

Y1 - 1992/5

N2 - Summary form only given, as follows. The authors propose a novel compiler-directed cache management scheme which allows parallel invalidation of a subset of array elements. The scheme limits nonstale data invalidations using a novel memory allocation technique. Its correctness is proved using a flow graph model. It is also shown that the scheme provides more cacheability than the previous compiler-directed ones and has lower overhead in determining read hit at runtime. A new performance parameter called unwanted invalidation ratio, for compiler-directed coherence schemes, is also proposed.

AB - Summary form only given, as follows. The authors propose a novel compiler-directed cache management scheme which allows parallel invalidation of a subset of array elements. The scheme limits nonstale data invalidations using a novel memory allocation technique. Its correctness is proved using a flow graph model. It is also shown that the scheme provides more cacheability than the previous compiler-directed ones and has lower overhead in determining read hit at runtime. A new performance parameter called unwanted invalidation ratio, for compiler-directed coherence schemes, is also proposed.

UR - http://www.scopus.com/inward/record.url?scp=0026869164&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026869164&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0897915097

SP - 428

BT - Conference Proceedings - Annual Symposium on Computer Architecture

PB - Publ by IEEE

ER -