A new framework for power estimation of embedded systems

Claudio Talarico, Jerzy W Rozenblit, Vinod Malhotra, Albert Stritter

Research output: Contribution to journalArticle

31 Citations (Scopus)

Abstract

Among the many metrics used to characterize the quality of an embedded system-on-chip design, power consumption has emerged as one of the most important. This is largely due to the proliferation of mobile battery-powered computing devices, the increasing speed and density of CMOS (complementary metal-oxide semiconductor) VLSI (very large-scale integration) circuits, and continuous shrinking of the transistor feature size of deep-submicron technologies. The authors have developed a technique that derives power figures from the execution of high-level models. This technique makes it possible to assess embedded SoC designs much earlier in the cycle, contributing to sounder decisions throughout the entire development process and leading to a faster execution time. To validate their methodology, the authors applied it to a peripheral core baud rate generator - compared the results with those obtained Using a gate-level approach.

Original languageEnglish (US)
Pages (from-to)71-78
Number of pages8
JournalComputer
Volume38
Issue number2
DOIs
StatePublished - Feb 2005

Fingerprint

Embedded systems
VLSI circuits
Transistors
Electric power utilization
Acoustic waves
Networks (circuits)
Metals
System-on-chip
Oxide semiconductors

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

A new framework for power estimation of embedded systems. / Talarico, Claudio; Rozenblit, Jerzy W; Malhotra, Vinod; Stritter, Albert.

In: Computer, Vol. 38, No. 2, 02.2005, p. 71-78.

Research output: Contribution to journalArticle

Talarico, C, Rozenblit, JW, Malhotra, V & Stritter, A 2005, 'A new framework for power estimation of embedded systems', Computer, vol. 38, no. 2, pp. 71-78. https://doi.org/10.1109/MC.2005.39
Talarico, Claudio ; Rozenblit, Jerzy W ; Malhotra, Vinod ; Stritter, Albert. / A new framework for power estimation of embedded systems. In: Computer. 2005 ; Vol. 38, No. 2. pp. 71-78.
@article{e368b79f6bf24d0abf8a60fc8f718f25,
title = "A new framework for power estimation of embedded systems",
abstract = "Among the many metrics used to characterize the quality of an embedded system-on-chip design, power consumption has emerged as one of the most important. This is largely due to the proliferation of mobile battery-powered computing devices, the increasing speed and density of CMOS (complementary metal-oxide semiconductor) VLSI (very large-scale integration) circuits, and continuous shrinking of the transistor feature size of deep-submicron technologies. The authors have developed a technique that derives power figures from the execution of high-level models. This technique makes it possible to assess embedded SoC designs much earlier in the cycle, contributing to sounder decisions throughout the entire development process and leading to a faster execution time. To validate their methodology, the authors applied it to a peripheral core baud rate generator - compared the results with those obtained Using a gate-level approach.",
author = "Claudio Talarico and Rozenblit, {Jerzy W} and Vinod Malhotra and Albert Stritter",
year = "2005",
month = "2",
doi = "10.1109/MC.2005.39",
language = "English (US)",
volume = "38",
pages = "71--78",
journal = "ACM SIGPLAN/SIGSOFT Workshop on Program Analysis for Software Tools and Engineering",
issn = "0018-9162",
publisher = "IEEE Computer Society",
number = "2",

}

TY - JOUR

T1 - A new framework for power estimation of embedded systems

AU - Talarico, Claudio

AU - Rozenblit, Jerzy W

AU - Malhotra, Vinod

AU - Stritter, Albert

PY - 2005/2

Y1 - 2005/2

N2 - Among the many metrics used to characterize the quality of an embedded system-on-chip design, power consumption has emerged as one of the most important. This is largely due to the proliferation of mobile battery-powered computing devices, the increasing speed and density of CMOS (complementary metal-oxide semiconductor) VLSI (very large-scale integration) circuits, and continuous shrinking of the transistor feature size of deep-submicron technologies. The authors have developed a technique that derives power figures from the execution of high-level models. This technique makes it possible to assess embedded SoC designs much earlier in the cycle, contributing to sounder decisions throughout the entire development process and leading to a faster execution time. To validate their methodology, the authors applied it to a peripheral core baud rate generator - compared the results with those obtained Using a gate-level approach.

AB - Among the many metrics used to characterize the quality of an embedded system-on-chip design, power consumption has emerged as one of the most important. This is largely due to the proliferation of mobile battery-powered computing devices, the increasing speed and density of CMOS (complementary metal-oxide semiconductor) VLSI (very large-scale integration) circuits, and continuous shrinking of the transistor feature size of deep-submicron technologies. The authors have developed a technique that derives power figures from the execution of high-level models. This technique makes it possible to assess embedded SoC designs much earlier in the cycle, contributing to sounder decisions throughout the entire development process and leading to a faster execution time. To validate their methodology, the authors applied it to a peripheral core baud rate generator - compared the results with those obtained Using a gate-level approach.

UR - http://www.scopus.com/inward/record.url?scp=15044351759&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=15044351759&partnerID=8YFLogxK

U2 - 10.1109/MC.2005.39

DO - 10.1109/MC.2005.39

M3 - Article

VL - 38

SP - 71

EP - 78

JO - ACM SIGPLAN/SIGSOFT Workshop on Program Analysis for Software Tools and Engineering

JF - ACM SIGPLAN/SIGSOFT Workshop on Program Analysis for Software Tools and Engineering

SN - 0018-9162

IS - 2

ER -