A non-iterative equivalent waveform model for timing analysis in presence of crosstalk

Kishore Kumar Muchherla, Pinhong Chen, Janet Meiling Wang

Research output: Contribution to journalConference articlepeer-review

Abstract

In the Deep Sub Micron (DSM) regime, due to non-uniform scaling of interconnects, coupling capacitance between wires becomes an increasingly dominant fraction of the total wire capacitance. Crosstalk causes delay variations on signal lines and raises signal integrity problems. Including crosstalk in timing analysis has become imperative for current technologies. The existing timing analysis methods do not consider gate driving capability, output loading effects and waveform shape, and hence are not always accurate. In this paper, we propose a non-iterative equivalent waveform model that addresses these issues.

Original languageEnglish (US)
Article number1465125
Pages (from-to)2465-2468
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
DOIs
StatePublished - Dec 1 2005
EventIEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan
Duration: May 23 2005May 26 2005

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A non-iterative equivalent waveform model for timing analysis in presence of crosstalk'. Together they form a unique fingerprint.

Cite this