A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes

Khoa Le, Fakhreddine Ghaffari, Lounis Kessal, David Declercq, Emmanuel Boutillon, Chris Winstead, Bane V Vasic

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper presents a new bit flipping (BF) decoder, called the probabilistic parallel BF (PPBF) for low-density parity-check codes on the binary symmetric channel. In the PPBF, the flipping operation is performed in a probabilistic manner which is shown to significantly improve the error correction performance. The advantage of the PPBF also comes from the fact that no global computation is required during the decoding process and that all the computations can be executed in the local computing units and in parallel. The PPBF provides a considerable improvement of the operating frequency and complexity, compared to other known BF decoders, while obtaining a significant gain in error correction. An improved version of the PPBF, called non-syndrome PPBF is also introduced, in which the global syndrome check is moved out of the critical path and a new terminating mechanism is proposed. In order to show the superiority of the new decoders in terms of hardware efficiency and decoding throughput, the corresponding hardware architectures are presented in Section II. The application-specific integrated circuit synthesis results confirm that the operating frequency of the proposed decoders is significantly improved, compared to that of the BF decoders in the literature while requiring lower complexity to be efficiently implemented.

Original languageEnglish (US)
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
DOIs
StateAccepted/In press - Jul 4 2018

Fingerprint

Error correction
Decoding
Hardware
Application specific integrated circuits
Throughput

Keywords

  • high decoding throughput
  • iterative decoding
  • low-complexity implementation.
  • Low-density parity-check codes
  • probabilistic bit flipping decoding

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes. / Le, Khoa; Ghaffari, Fakhreddine; Kessal, Lounis; Declercq, David; Boutillon, Emmanuel; Winstead, Chris; Vasic, Bane V.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, 04.07.2018.

Research output: Contribution to journalArticle

Le, Khoa ; Ghaffari, Fakhreddine ; Kessal, Lounis ; Declercq, David ; Boutillon, Emmanuel ; Winstead, Chris ; Vasic, Bane V. / A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes. In: IEEE Transactions on Circuits and Systems I: Regular Papers. 2018.
@article{1c5972fe7a474cd6b04286b48bf84677,
title = "A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes",
abstract = "This paper presents a new bit flipping (BF) decoder, called the probabilistic parallel BF (PPBF) for low-density parity-check codes on the binary symmetric channel. In the PPBF, the flipping operation is performed in a probabilistic manner which is shown to significantly improve the error correction performance. The advantage of the PPBF also comes from the fact that no global computation is required during the decoding process and that all the computations can be executed in the local computing units and in parallel. The PPBF provides a considerable improvement of the operating frequency and complexity, compared to other known BF decoders, while obtaining a significant gain in error correction. An improved version of the PPBF, called non-syndrome PPBF is also introduced, in which the global syndrome check is moved out of the critical path and a new terminating mechanism is proposed. In order to show the superiority of the new decoders in terms of hardware efficiency and decoding throughput, the corresponding hardware architectures are presented in Section II. The application-specific integrated circuit synthesis results confirm that the operating frequency of the proposed decoders is significantly improved, compared to that of the BF decoders in the literature while requiring lower complexity to be efficiently implemented.",
keywords = "high decoding throughput, iterative decoding, low-complexity implementation., Low-density parity-check codes, probabilistic bit flipping decoding",
author = "Khoa Le and Fakhreddine Ghaffari and Lounis Kessal and David Declercq and Emmanuel Boutillon and Chris Winstead and Vasic, {Bane V}",
year = "2018",
month = "7",
day = "4",
doi = "10.1109/TCSI.2018.2849679",
language = "English (US)",
journal = "IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes

AU - Le, Khoa

AU - Ghaffari, Fakhreddine

AU - Kessal, Lounis

AU - Declercq, David

AU - Boutillon, Emmanuel

AU - Winstead, Chris

AU - Vasic, Bane V

PY - 2018/7/4

Y1 - 2018/7/4

N2 - This paper presents a new bit flipping (BF) decoder, called the probabilistic parallel BF (PPBF) for low-density parity-check codes on the binary symmetric channel. In the PPBF, the flipping operation is performed in a probabilistic manner which is shown to significantly improve the error correction performance. The advantage of the PPBF also comes from the fact that no global computation is required during the decoding process and that all the computations can be executed in the local computing units and in parallel. The PPBF provides a considerable improvement of the operating frequency and complexity, compared to other known BF decoders, while obtaining a significant gain in error correction. An improved version of the PPBF, called non-syndrome PPBF is also introduced, in which the global syndrome check is moved out of the critical path and a new terminating mechanism is proposed. In order to show the superiority of the new decoders in terms of hardware efficiency and decoding throughput, the corresponding hardware architectures are presented in Section II. The application-specific integrated circuit synthesis results confirm that the operating frequency of the proposed decoders is significantly improved, compared to that of the BF decoders in the literature while requiring lower complexity to be efficiently implemented.

AB - This paper presents a new bit flipping (BF) decoder, called the probabilistic parallel BF (PPBF) for low-density parity-check codes on the binary symmetric channel. In the PPBF, the flipping operation is performed in a probabilistic manner which is shown to significantly improve the error correction performance. The advantage of the PPBF also comes from the fact that no global computation is required during the decoding process and that all the computations can be executed in the local computing units and in parallel. The PPBF provides a considerable improvement of the operating frequency and complexity, compared to other known BF decoders, while obtaining a significant gain in error correction. An improved version of the PPBF, called non-syndrome PPBF is also introduced, in which the global syndrome check is moved out of the critical path and a new terminating mechanism is proposed. In order to show the superiority of the new decoders in terms of hardware efficiency and decoding throughput, the corresponding hardware architectures are presented in Section II. The application-specific integrated circuit synthesis results confirm that the operating frequency of the proposed decoders is significantly improved, compared to that of the BF decoders in the literature while requiring lower complexity to be efficiently implemented.

KW - high decoding throughput

KW - iterative decoding

KW - low-complexity implementation.

KW - Low-density parity-check codes

KW - probabilistic bit flipping decoding

UR - http://www.scopus.com/inward/record.url?scp=85049476956&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85049476956&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2018.2849679

DO - 10.1109/TCSI.2018.2849679

M3 - Article

AN - SCOPUS:85049476956

JO - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

JF - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

SN - 1549-8328

ER -