A self-tuning cache architecture for embedded systems

Chuanjun Zhang, Frank Vahid, Roman Lysecky

Research output: Chapter in Book/Report/Conference proceedingConference contribution

41 Scopus citations

Abstract

Memory accesses can account for about half of a microprocessor system's power consumption. Customizing a microprocessor cache's total size, line size and associativity to a particular program is well known to have tremendous benefits for performance and power. Customizing caches has until recently been restricted to core-based flows, in which a new chip will be fabricated. However, several configurable cache architectures have been proposed recently for use in pre-fabricated microprocessor platforms. Tuning those caches to a program is still however a cumbersome task left for designers, assisted in part by recent computer-aided design (CAD) tuning aids. We propose to move that CAD on-chip, which can greatly increase the acceptance of configurable caches. We introduce on-chip hardware implementing an efficient cache tuning heuristic that can automatically, transparently, and dynamically tune the cache to an executing program. We carefully designed the heuristic to avoid any cache flushing, since flushing is power and performance costly. By simulating numerous Powerstone and MediaBench benchmarks, we show that such a dynamic self-tuning cache can reduce memory-access energy by 45% to 55% on average, and as much as 97%, compared with a four-way set-associative base cache, completely transparently to the programmer.

Original languageEnglish (US)
Title of host publicationProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04
EditorsG. Gielen, J. Figueras
Pages142-147
Number of pages6
StatePublished - Jul 12 2004
Externally publishedYes
EventProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04 - Paris, France
Duration: Feb 16 2004Feb 20 2004

Publication series

NameProceedings - Design, Automation and Test in Europe Conference and Exhibition
Volume1

Other

OtherProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04
CountryFrance
CityParis
Period2/16/042/20/04

Keywords

  • Architecture tuning
  • Cache
  • Configurable
  • Dynamic optimization
  • Embedded systems
  • Low energy
  • Low power
  • On-chip CAD

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'A self-tuning cache architecture for embedded systems'. Together they form a unique fingerprint.

  • Cite this

    Zhang, C., Vahid, F., & Lysecky, R. (2004). A self-tuning cache architecture for embedded systems. In G. Gielen, & J. Figueras (Eds.), Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04 (pp. 142-147). (Proceedings - Design, Automation and Test in Europe Conference and Exhibition; Vol. 1).