Adaptive channel buffers in on-chip interconnection networks - A power and performance analysis

Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri

Research output: Contribution to journalArticle

22 Citations (Scopus)

Abstract

Recent research in On-chip interconnection networks (OCINs) research has shown that the design of buffers in the router significantly influences the power, area overhead and overall performance of the network. In this paper, we propose a low-power, low-area OCIN architecture by reducing the number of buffers within the router. To minimize the performance degradation due to the reduced buffer size, we use the existing repeaters along the inter-router channels to double as buffers when required. At low network loads, the proposed adaptive channel buffers function as conventional repeaters propagating the signals. At high network loads, the adaptive channel buffers function as storage elements in addition to the router buffers. We evaluate the proposed adaptive channel buffers with both static and dynamic buffer allocation policies in the 90-nm technology node, using 8 × 8 mesh and folded torus network topologies. Simulation results using the SPLASH-2 suite and synthetic traffic show that by reducing the router buffer size our proposed architecture achieves nearly 40 percent savings in router buffer power, 30 percent savings in overall network power and 41 percent savings in area, with only a marginal 1-5 percent drop in throughput under dynamic buffer allocation and about 10-20 percent drop in throughput for statically assigned buffers.

Original languageEnglish (US)
Pages (from-to)1169-1181
Number of pages13
JournalIEEE Transactions on Computers
Volume57
Issue number9
DOIs
StatePublished - 2008

Fingerprint

Power Analysis
Interconnection Networks
Routers
Performance Analysis
Buffer
Chip
Router
Percent
Telecommunication repeaters
Buffer Allocation
Throughput
Network architecture
Topology
Degradation
Network Architecture
Network Topology
Torus
Traffic
Mesh

Keywords

  • Adaptive channel buffers
  • Interconnect design
  • Low-power architecture
  • On-chip networks

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Adaptive channel buffers in on-chip interconnection networks - A power and performance analysis. / Kodi, Avinash Karanth; Sarathy, Ashwini; Louri, Ahmed.

In: IEEE Transactions on Computers, Vol. 57, No. 9, 2008, p. 1169-1181.

Research output: Contribution to journalArticle

@article{8289a07e25ed4dc391694f95525e6a6c,
title = "Adaptive channel buffers in on-chip interconnection networks - A power and performance analysis",
abstract = "Recent research in On-chip interconnection networks (OCINs) research has shown that the design of buffers in the router significantly influences the power, area overhead and overall performance of the network. In this paper, we propose a low-power, low-area OCIN architecture by reducing the number of buffers within the router. To minimize the performance degradation due to the reduced buffer size, we use the existing repeaters along the inter-router channels to double as buffers when required. At low network loads, the proposed adaptive channel buffers function as conventional repeaters propagating the signals. At high network loads, the adaptive channel buffers function as storage elements in addition to the router buffers. We evaluate the proposed adaptive channel buffers with both static and dynamic buffer allocation policies in the 90-nm technology node, using 8 × 8 mesh and folded torus network topologies. Simulation results using the SPLASH-2 suite and synthetic traffic show that by reducing the router buffer size our proposed architecture achieves nearly 40 percent savings in router buffer power, 30 percent savings in overall network power and 41 percent savings in area, with only a marginal 1-5 percent drop in throughput under dynamic buffer allocation and about 10-20 percent drop in throughput for statically assigned buffers.",
keywords = "Adaptive channel buffers, Interconnect design, Low-power architecture, On-chip networks",
author = "Kodi, {Avinash Karanth} and Ashwini Sarathy and Ahmed Louri",
year = "2008",
doi = "10.1109/TC.2008.77",
language = "English (US)",
volume = "57",
pages = "1169--1181",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "9",

}

TY - JOUR

T1 - Adaptive channel buffers in on-chip interconnection networks - A power and performance analysis

AU - Kodi, Avinash Karanth

AU - Sarathy, Ashwini

AU - Louri, Ahmed

PY - 2008

Y1 - 2008

N2 - Recent research in On-chip interconnection networks (OCINs) research has shown that the design of buffers in the router significantly influences the power, area overhead and overall performance of the network. In this paper, we propose a low-power, low-area OCIN architecture by reducing the number of buffers within the router. To minimize the performance degradation due to the reduced buffer size, we use the existing repeaters along the inter-router channels to double as buffers when required. At low network loads, the proposed adaptive channel buffers function as conventional repeaters propagating the signals. At high network loads, the adaptive channel buffers function as storage elements in addition to the router buffers. We evaluate the proposed adaptive channel buffers with both static and dynamic buffer allocation policies in the 90-nm technology node, using 8 × 8 mesh and folded torus network topologies. Simulation results using the SPLASH-2 suite and synthetic traffic show that by reducing the router buffer size our proposed architecture achieves nearly 40 percent savings in router buffer power, 30 percent savings in overall network power and 41 percent savings in area, with only a marginal 1-5 percent drop in throughput under dynamic buffer allocation and about 10-20 percent drop in throughput for statically assigned buffers.

AB - Recent research in On-chip interconnection networks (OCINs) research has shown that the design of buffers in the router significantly influences the power, area overhead and overall performance of the network. In this paper, we propose a low-power, low-area OCIN architecture by reducing the number of buffers within the router. To minimize the performance degradation due to the reduced buffer size, we use the existing repeaters along the inter-router channels to double as buffers when required. At low network loads, the proposed adaptive channel buffers function as conventional repeaters propagating the signals. At high network loads, the adaptive channel buffers function as storage elements in addition to the router buffers. We evaluate the proposed adaptive channel buffers with both static and dynamic buffer allocation policies in the 90-nm technology node, using 8 × 8 mesh and folded torus network topologies. Simulation results using the SPLASH-2 suite and synthetic traffic show that by reducing the router buffer size our proposed architecture achieves nearly 40 percent savings in router buffer power, 30 percent savings in overall network power and 41 percent savings in area, with only a marginal 1-5 percent drop in throughput under dynamic buffer allocation and about 10-20 percent drop in throughput for statically assigned buffers.

KW - Adaptive channel buffers

KW - Interconnect design

KW - Low-power architecture

KW - On-chip networks

UR - http://www.scopus.com/inward/record.url?scp=49149094789&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49149094789&partnerID=8YFLogxK

U2 - 10.1109/TC.2008.77

DO - 10.1109/TC.2008.77

M3 - Article

AN - SCOPUS:49149094789

VL - 57

SP - 1169

EP - 1181

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 9

ER -