Adaptive inter-router links for low-power, area-efficient and reliable network-on-chip(NoC) architectures

Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri, Janet Wang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

18 Scopus citations

Abstract

The increasing wire delay constraints in deep sub- micron VLSI designs have led to the emergence of scalable and modular Network-on-Chip(NoC) architectures. As the power consumption, area overhead and performance of the entire NoC is influenced by the router buffers, research efforts have targeted optimized router buffer design. In this paper, we propose iDEAL - inter-router, dual-function energy and area-efficient links capable of data transmission as well as data storage when required. iDEAL enables a reduction in the router buffer size by controlling the repeaters along the links to adaptively function as link buffers during congestion, thereby achieving nearly 30% savings in overall network power and 35% reduction in area with only a marginal 1- 3% drop in performance. In addition, aggressive speculative flow control further improves the performance of iDEAL. Moreover, the significant reduction in power consumption and area provides sufficient headroom for monitoring Negative Bias Temperature Instability(NBTI) effects in order to improve circuit reliability at reduced feature sizes.

Original languageEnglish (US)
Title of host publicationProceedings of the ASP-DAC 2009
Subtitle of host publicationAsia and South Pacific Design Automation Conference 2009
Pages1-6
Number of pages6
DOIs
StatePublished - Apr 20 2009
EventAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009 - Yokohama, Japan
Duration: Jan 19 2009Jan 22 2009

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

OtherAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009
CountryJapan
CityYokohama
Period1/19/091/22/09

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Adaptive inter-router links for low-power, area-efficient and reliable network-on-chip(NoC) architectures'. Together they form a unique fingerprint.

  • Cite this

    Kodi, A. K., Sarathy, A., Louri, A., & Wang, J. (2009). Adaptive inter-router links for low-power, area-efficient and reliable network-on-chip(NoC) architectures. In Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009 (pp. 1-6). [4796432] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2009.4796432