Analysis and Design of Finite Alphabet Iterative Decoders Robust to Faulty Hardware

Elsa Dupraz, David Declercq, Bane V Vasic, Valentin Savin

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

This paper addresses the problem of designing low-density parity check decoders robust to transient errors introduced by faulty hardware. We assume that the faulty hardware introduces errors during the message-passing updates, and we propose a general framework for the definition of the message update faulty functions. Within this framework, we define symmetry conditions for the faulty functions and derive two simple error models used in the analysis. With this analysis, we propose a new interpretation of the functional density evolution threshold introduced by Kameni et al. in the recent literature and show its limitations in the case of highly unreliable hardware. However, we show that under restricted decoder noise conditions, the functional threshold can be used to predict the convergence behavior of finite alphabet iterative decoders (FAIDs) under faulty hardware. In particular, we reveal the existence of robust and nonrobust FAIDs and propose a framework for the design of robust decoders. We finally illustrate robust-and nonrobust-decoder behaviors of finite-length codes using Monte Carlo simulations.

Original languageEnglish (US)
Article number7147804
Pages (from-to)2797-2809
Number of pages13
JournalIEEE Transactions on Communications
Volume63
Issue number8
DOIs
StatePublished - Aug 1 2015

Fingerprint

Hardware
Message passing
Monte Carlo simulation

Keywords

  • Block codes
  • Decoding
  • Error correction
  • Fault tolerance

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Analysis and Design of Finite Alphabet Iterative Decoders Robust to Faulty Hardware. / Dupraz, Elsa; Declercq, David; Vasic, Bane V; Savin, Valentin.

In: IEEE Transactions on Communications, Vol. 63, No. 8, 7147804, 01.08.2015, p. 2797-2809.

Research output: Contribution to journalArticle

Dupraz, Elsa ; Declercq, David ; Vasic, Bane V ; Savin, Valentin. / Analysis and Design of Finite Alphabet Iterative Decoders Robust to Faulty Hardware. In: IEEE Transactions on Communications. 2015 ; Vol. 63, No. 8. pp. 2797-2809.
@article{d8d117fb64194e0392ec5bb9002c5905,
title = "Analysis and Design of Finite Alphabet Iterative Decoders Robust to Faulty Hardware",
abstract = "This paper addresses the problem of designing low-density parity check decoders robust to transient errors introduced by faulty hardware. We assume that the faulty hardware introduces errors during the message-passing updates, and we propose a general framework for the definition of the message update faulty functions. Within this framework, we define symmetry conditions for the faulty functions and derive two simple error models used in the analysis. With this analysis, we propose a new interpretation of the functional density evolution threshold introduced by Kameni et al. in the recent literature and show its limitations in the case of highly unreliable hardware. However, we show that under restricted decoder noise conditions, the functional threshold can be used to predict the convergence behavior of finite alphabet iterative decoders (FAIDs) under faulty hardware. In particular, we reveal the existence of robust and nonrobust FAIDs and propose a framework for the design of robust decoders. We finally illustrate robust-and nonrobust-decoder behaviors of finite-length codes using Monte Carlo simulations.",
keywords = "Block codes, Decoding, Error correction, Fault tolerance",
author = "Elsa Dupraz and David Declercq and Vasic, {Bane V} and Valentin Savin",
year = "2015",
month = "8",
day = "1",
doi = "10.1109/TCOMM.2015.2452259",
language = "English (US)",
volume = "63",
pages = "2797--2809",
journal = "IEEE Transactions on Communications",
issn = "0090-6778",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - Analysis and Design of Finite Alphabet Iterative Decoders Robust to Faulty Hardware

AU - Dupraz, Elsa

AU - Declercq, David

AU - Vasic, Bane V

AU - Savin, Valentin

PY - 2015/8/1

Y1 - 2015/8/1

N2 - This paper addresses the problem of designing low-density parity check decoders robust to transient errors introduced by faulty hardware. We assume that the faulty hardware introduces errors during the message-passing updates, and we propose a general framework for the definition of the message update faulty functions. Within this framework, we define symmetry conditions for the faulty functions and derive two simple error models used in the analysis. With this analysis, we propose a new interpretation of the functional density evolution threshold introduced by Kameni et al. in the recent literature and show its limitations in the case of highly unreliable hardware. However, we show that under restricted decoder noise conditions, the functional threshold can be used to predict the convergence behavior of finite alphabet iterative decoders (FAIDs) under faulty hardware. In particular, we reveal the existence of robust and nonrobust FAIDs and propose a framework for the design of robust decoders. We finally illustrate robust-and nonrobust-decoder behaviors of finite-length codes using Monte Carlo simulations.

AB - This paper addresses the problem of designing low-density parity check decoders robust to transient errors introduced by faulty hardware. We assume that the faulty hardware introduces errors during the message-passing updates, and we propose a general framework for the definition of the message update faulty functions. Within this framework, we define symmetry conditions for the faulty functions and derive two simple error models used in the analysis. With this analysis, we propose a new interpretation of the functional density evolution threshold introduced by Kameni et al. in the recent literature and show its limitations in the case of highly unreliable hardware. However, we show that under restricted decoder noise conditions, the functional threshold can be used to predict the convergence behavior of finite alphabet iterative decoders (FAIDs) under faulty hardware. In particular, we reveal the existence of robust and nonrobust FAIDs and propose a framework for the design of robust decoders. We finally illustrate robust-and nonrobust-decoder behaviors of finite-length codes using Monte Carlo simulations.

KW - Block codes

KW - Decoding

KW - Error correction

KW - Fault tolerance

UR - http://www.scopus.com/inward/record.url?scp=84939422917&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84939422917&partnerID=8YFLogxK

U2 - 10.1109/TCOMM.2015.2452259

DO - 10.1109/TCOMM.2015.2452259

M3 - Article

AN - SCOPUS:84939422917

VL - 63

SP - 2797

EP - 2809

JO - IEEE Transactions on Communications

JF - IEEE Transactions on Communications

SN - 0090-6778

IS - 8

M1 - 7147804

ER -