Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder

Burak Unal, Fakhreddine Ghaffari, Ali Akoglu, David Declercq, Bane V Vasic

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Low-Density-Parity-Check (LDPC) codes have gained popularity in communication systems and standards due to their capacity-approaching error-correction performance. In this paper, we first expose the tradeoff between decoding performance and hardware performance across three LDPC hard-decision decoding algorithms: Gallager B (GaB), Gradient Descent Bit Flipping (GDBF), and Probabilistic Gradient Descent Bit Flipping (PGDBF). We show that GaB architecture delivers the best throughput while using fewest Field Programmable Gate Array (FPGA) resources, however performs the worst in terms of decoding performance. We then modify the GaB architecture, introduce a new Probabilistic stimulation function (PGaB), and achieve dramatic decoding performance improvement over the GaB, exceeding the performance of GDBF, without sacrificing its superior maximum operating frequency.

Original languageEnglish (US)
Title of host publicationProceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages333-336
Number of pages4
ISBN (Electronic)9781509049905
DOIs
StatePublished - Aug 11 2017
Event15th IEEE International New Circuits and Systems Conference, NEWCAS 2017 - Strasbourg, France
Duration: Jun 25 2017Jun 28 2017

Other

Other15th IEEE International New Circuits and Systems Conference, NEWCAS 2017
CountryFrance
CityStrasbourg
Period6/25/176/28/17

Fingerprint

Decoding
Error correction
Field programmable gate arrays (FPGA)
Communication systems
Throughput
Hardware

Keywords

  • FPGA architectures
  • High-performance probabibilistic hard-decision LDPC decoders

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials
  • Hardware and Architecture

Cite this

Unal, B., Ghaffari, F., Akoglu, A., Declercq, D., & Vasic, B. V. (2017). Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder. In Proceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017 (pp. 333-336). [8010173] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/NEWCAS.2017.8010173

Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder. / Unal, Burak; Ghaffari, Fakhreddine; Akoglu, Ali; Declercq, David; Vasic, Bane V.

Proceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 333-336 8010173.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Unal, B, Ghaffari, F, Akoglu, A, Declercq, D & Vasic, BV 2017, Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder. in Proceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017., 8010173, Institute of Electrical and Electronics Engineers Inc., pp. 333-336, 15th IEEE International New Circuits and Systems Conference, NEWCAS 2017, Strasbourg, France, 6/25/17. https://doi.org/10.1109/NEWCAS.2017.8010173
Unal B, Ghaffari F, Akoglu A, Declercq D, Vasic BV. Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder. In Proceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 333-336. 8010173 https://doi.org/10.1109/NEWCAS.2017.8010173
Unal, Burak ; Ghaffari, Fakhreddine ; Akoglu, Ali ; Declercq, David ; Vasic, Bane V. / Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder. Proceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 333-336
@inproceedings{592d90eb5d434655bdea55c1a1065b7b,
title = "Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder",
abstract = "Low-Density-Parity-Check (LDPC) codes have gained popularity in communication systems and standards due to their capacity-approaching error-correction performance. In this paper, we first expose the tradeoff between decoding performance and hardware performance across three LDPC hard-decision decoding algorithms: Gallager B (GaB), Gradient Descent Bit Flipping (GDBF), and Probabilistic Gradient Descent Bit Flipping (PGDBF). We show that GaB architecture delivers the best throughput while using fewest Field Programmable Gate Array (FPGA) resources, however performs the worst in terms of decoding performance. We then modify the GaB architecture, introduce a new Probabilistic stimulation function (PGaB), and achieve dramatic decoding performance improvement over the GaB, exceeding the performance of GDBF, without sacrificing its superior maximum operating frequency.",
keywords = "FPGA architectures, High-performance probabibilistic hard-decision LDPC decoders",
author = "Burak Unal and Fakhreddine Ghaffari and Ali Akoglu and David Declercq and Vasic, {Bane V}",
year = "2017",
month = "8",
day = "11",
doi = "10.1109/NEWCAS.2017.8010173",
language = "English (US)",
pages = "333--336",
booktitle = "Proceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder

AU - Unal, Burak

AU - Ghaffari, Fakhreddine

AU - Akoglu, Ali

AU - Declercq, David

AU - Vasic, Bane V

PY - 2017/8/11

Y1 - 2017/8/11

N2 - Low-Density-Parity-Check (LDPC) codes have gained popularity in communication systems and standards due to their capacity-approaching error-correction performance. In this paper, we first expose the tradeoff between decoding performance and hardware performance across three LDPC hard-decision decoding algorithms: Gallager B (GaB), Gradient Descent Bit Flipping (GDBF), and Probabilistic Gradient Descent Bit Flipping (PGDBF). We show that GaB architecture delivers the best throughput while using fewest Field Programmable Gate Array (FPGA) resources, however performs the worst in terms of decoding performance. We then modify the GaB architecture, introduce a new Probabilistic stimulation function (PGaB), and achieve dramatic decoding performance improvement over the GaB, exceeding the performance of GDBF, without sacrificing its superior maximum operating frequency.

AB - Low-Density-Parity-Check (LDPC) codes have gained popularity in communication systems and standards due to their capacity-approaching error-correction performance. In this paper, we first expose the tradeoff between decoding performance and hardware performance across three LDPC hard-decision decoding algorithms: Gallager B (GaB), Gradient Descent Bit Flipping (GDBF), and Probabilistic Gradient Descent Bit Flipping (PGDBF). We show that GaB architecture delivers the best throughput while using fewest Field Programmable Gate Array (FPGA) resources, however performs the worst in terms of decoding performance. We then modify the GaB architecture, introduce a new Probabilistic stimulation function (PGaB), and achieve dramatic decoding performance improvement over the GaB, exceeding the performance of GDBF, without sacrificing its superior maximum operating frequency.

KW - FPGA architectures

KW - High-performance probabibilistic hard-decision LDPC decoders

UR - http://www.scopus.com/inward/record.url?scp=85034423703&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85034423703&partnerID=8YFLogxK

U2 - 10.1109/NEWCAS.2017.8010173

DO - 10.1109/NEWCAS.2017.8010173

M3 - Conference contribution

SP - 333

EP - 336

BT - Proceedings - 2017 IEEE 15th International New Circuits and Systems Conference, NEWCAS 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -