AutoVHDL

A domain-specific modeling language for the auto-generation of VHDL core wrappers

Erica Jones, Jonathan Sprinkle

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Reconfigurable embedded hardware is a staple of many applications in defense technology and applied engineering. The integration of various embedded hardware "cores" (i.e., the computing units) is complicated by the unintended complexities inherent in the consistent and correct construction of communication pathways - specified using VHDL. This paper presents a domain-specific modeling approach to reducing this complexity. The results include demonstration of the tool, where generated VHDL code with complex data and processing requirements is simulated.

Original languageEnglish (US)
Title of host publicationSPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11
Pages71-76
Number of pages6
DOIs
StatePublished - 2011
EventACM International Conference on Systems, Programming, Languages, and Applications: Software for Humanity, SPLASH'11 and the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11 - Portland, OR, United States
Duration: Oct 23 2011Oct 24 2011

Other

OtherACM International Conference on Systems, Programming, Languages, and Applications: Software for Humanity, SPLASH'11 and the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11
CountryUnited States
CityPortland, OR
Period10/23/1110/24/11

Fingerprint

Computer hardware description languages
Hardware
Demonstrations
Communication
Processing
Modeling languages

Keywords

  • code synthesis
  • domain-specific modeling
  • embedded systems
  • reconfigurable computing

ASJC Scopus subject areas

  • Computer Networks and Communications

Cite this

Jones, E., & Sprinkle, J. (2011). AutoVHDL: A domain-specific modeling language for the auto-generation of VHDL core wrappers. In SPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11 (pp. 71-76) https://doi.org/10.1145/2095050.2095063

AutoVHDL : A domain-specific modeling language for the auto-generation of VHDL core wrappers. / Jones, Erica; Sprinkle, Jonathan.

SPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11. 2011. p. 71-76.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jones, E & Sprinkle, J 2011, AutoVHDL: A domain-specific modeling language for the auto-generation of VHDL core wrappers. in SPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11. pp. 71-76, ACM International Conference on Systems, Programming, Languages, and Applications: Software for Humanity, SPLASH'11 and the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11, Portland, OR, United States, 10/23/11. https://doi.org/10.1145/2095050.2095063
Jones E, Sprinkle J. AutoVHDL: A domain-specific modeling language for the auto-generation of VHDL core wrappers. In SPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11. 2011. p. 71-76 https://doi.org/10.1145/2095050.2095063
Jones, Erica ; Sprinkle, Jonathan. / AutoVHDL : A domain-specific modeling language for the auto-generation of VHDL core wrappers. SPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11. 2011. pp. 71-76
@inproceedings{d6ca0542a35148908850cb24a91c2274,
title = "AutoVHDL: A domain-specific modeling language for the auto-generation of VHDL core wrappers",
abstract = "Reconfigurable embedded hardware is a staple of many applications in defense technology and applied engineering. The integration of various embedded hardware {"}cores{"} (i.e., the computing units) is complicated by the unintended complexities inherent in the consistent and correct construction of communication pathways - specified using VHDL. This paper presents a domain-specific modeling approach to reducing this complexity. The results include demonstration of the tool, where generated VHDL code with complex data and processing requirements is simulated.",
keywords = "code synthesis, domain-specific modeling, embedded systems, reconfigurable computing",
author = "Erica Jones and Jonathan Sprinkle",
year = "2011",
doi = "10.1145/2095050.2095063",
language = "English (US)",
isbn = "9781450311830",
pages = "71--76",
booktitle = "SPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11",

}

TY - GEN

T1 - AutoVHDL

T2 - A domain-specific modeling language for the auto-generation of VHDL core wrappers

AU - Jones, Erica

AU - Sprinkle, Jonathan

PY - 2011

Y1 - 2011

N2 - Reconfigurable embedded hardware is a staple of many applications in defense technology and applied engineering. The integration of various embedded hardware "cores" (i.e., the computing units) is complicated by the unintended complexities inherent in the consistent and correct construction of communication pathways - specified using VHDL. This paper presents a domain-specific modeling approach to reducing this complexity. The results include demonstration of the tool, where generated VHDL code with complex data and processing requirements is simulated.

AB - Reconfigurable embedded hardware is a staple of many applications in defense technology and applied engineering. The integration of various embedded hardware "cores" (i.e., the computing units) is complicated by the unintended complexities inherent in the consistent and correct construction of communication pathways - specified using VHDL. This paper presents a domain-specific modeling approach to reducing this complexity. The results include demonstration of the tool, where generated VHDL code with complex data and processing requirements is simulated.

KW - code synthesis

KW - domain-specific modeling

KW - embedded systems

KW - reconfigurable computing

UR - http://www.scopus.com/inward/record.url?scp=84856472723&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84856472723&partnerID=8YFLogxK

U2 - 10.1145/2095050.2095063

DO - 10.1145/2095050.2095063

M3 - Conference contribution

SN - 9781450311830

SP - 71

EP - 76

BT - SPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11

ER -