AutoVHDL: A domain-specific modeling language for the auto-generation of VHDL core wrappers

Erica Jones, Jonathan Sprinkle

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Reconfigurable embedded hardware is a staple of many applications in defense technology and applied engineering. The integration of various embedded hardware "cores" (i.e., the computing units) is complicated by the unintended complexities inherent in the consistent and correct construction of communication pathways - specified using VHDL. This paper presents a domain-specific modeling approach to reducing this complexity. The results include demonstration of the tool, where generated VHDL code with complex data and processing requirements is simulated.

Original languageEnglish (US)
Title of host publicationSPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops
Subtitle of host publicationDSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11
Pages71-76
Number of pages6
DOIs
StatePublished - Dec 1 2011
EventACM International Conference on Systems, Programming, Languages, and Applications: Software for Humanity, SPLASH'11 and the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11 - Portland, OR, United States
Duration: Oct 23 2011Oct 24 2011

Publication series

NameSPLASH'11 Workshops - Compilation Proceedings of the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11

Other

OtherACM International Conference on Systems, Programming, Languages, and Applications: Software for Humanity, SPLASH'11 and the Co-Located Workshops: DSM'11, TMC'11, AGERE'11, AOOPES'11, NEAT'11, and VMIL'11
CountryUnited States
CityPortland, OR
Period10/23/1110/24/11

Keywords

  • code synthesis
  • domain-specific modeling
  • embedded systems
  • reconfigurable computing

ASJC Scopus subject areas

  • Computer Networks and Communications

Fingerprint Dive into the research topics of 'AutoVHDL: A domain-specific modeling language for the auto-generation of VHDL core wrappers'. Together they form a unique fingerprint.

Cite this