DEC-NoC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs

Yuechen Chen, Md Farhadur Reza, Ahmed Louri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Network-on-Chips (NoCs) have emerged as the standard on-chip communication fabrics for multi/many core systems and system on chips. However, as the number of cores on chip increases, so does power consumption. Recent studies have shown that NoC power consumption can reach up to 40% of the overall chip power [1]-[3]. Considerable research efforts have been deployed to significantly reduce NoC power consumption. In this paper, we build on approximate computing techniques and propose an approximate communication methodology called DEC-NoC for reducing NoC power consumption. The proposed DEC-NoC leverages applications' error tolerance and dynamically reduces the amount of error checking and correction in packet transmission, which results in a significant reduction in the number of retransmitted packets. The reduction in packet retransmission results in reduced power consumption. Our cycle accurate simulation using PARSEC benchmark suites shows that DEC-NoC achieves up to 56% latency reduction and up to 58% dynamic power reduction compared to NoC architectures with conventional error control techniques

Original languageEnglish (US)
Title of host publicationProceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages480-487
Number of pages8
ISBN (Electronic)9781538684771
DOIs
StatePublished - Jan 16 2019
Externally publishedYes
Event36th International Conference on Computer Design, ICCD 2018 - Orlando, United States
Duration: Oct 7 2018Oct 10 2018

Publication series

NameProceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018

Conference

Conference36th International Conference on Computer Design, ICCD 2018
CountryUnited States
CityOrlando
Period10/7/1810/10/18

Fingerprint

Electric power utilization
Network-on-chip
Communication

Keywords

  • Approximate Communication
  • Energy Consumption
  • Error Control
  • Networks-on-Chip(NoCs)

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Safety, Risk, Reliability and Quality

Cite this

Chen, Y., Reza, M. F., & Louri, A. (2019). DEC-NoC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs. In Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018 (pp. 480-487). [8615728] (Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCD.2018.00078

DEC-NoC : An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs. / Chen, Yuechen; Reza, Md Farhadur; Louri, Ahmed.

Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018. Institute of Electrical and Electronics Engineers Inc., 2019. p. 480-487 8615728 (Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chen, Y, Reza, MF & Louri, A 2019, DEC-NoC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs. in Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018., 8615728, Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018, Institute of Electrical and Electronics Engineers Inc., pp. 480-487, 36th International Conference on Computer Design, ICCD 2018, Orlando, United States, 10/7/18. https://doi.org/10.1109/ICCD.2018.00078
Chen Y, Reza MF, Louri A. DEC-NoC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs. In Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018. Institute of Electrical and Electronics Engineers Inc. 2019. p. 480-487. 8615728. (Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018). https://doi.org/10.1109/ICCD.2018.00078
Chen, Yuechen ; Reza, Md Farhadur ; Louri, Ahmed. / DEC-NoC : An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs. Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 480-487 (Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018).
@inproceedings{bb7400bf2d34452fb1d7e3090b211d1b,
title = "DEC-NoC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs",
abstract = "Network-on-Chips (NoCs) have emerged as the standard on-chip communication fabrics for multi/many core systems and system on chips. However, as the number of cores on chip increases, so does power consumption. Recent studies have shown that NoC power consumption can reach up to 40{\%} of the overall chip power [1]-[3]. Considerable research efforts have been deployed to significantly reduce NoC power consumption. In this paper, we build on approximate computing techniques and propose an approximate communication methodology called DEC-NoC for reducing NoC power consumption. The proposed DEC-NoC leverages applications' error tolerance and dynamically reduces the amount of error checking and correction in packet transmission, which results in a significant reduction in the number of retransmitted packets. The reduction in packet retransmission results in reduced power consumption. Our cycle accurate simulation using PARSEC benchmark suites shows that DEC-NoC achieves up to 56{\%} latency reduction and up to 58{\%} dynamic power reduction compared to NoC architectures with conventional error control techniques",
keywords = "Approximate Communication, Energy Consumption, Error Control, Networks-on-Chip(NoCs)",
author = "Yuechen Chen and Reza, {Md Farhadur} and Ahmed Louri",
year = "2019",
month = "1",
day = "16",
doi = "10.1109/ICCD.2018.00078",
language = "English (US)",
series = "Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "480--487",
booktitle = "Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018",

}

TY - GEN

T1 - DEC-NoC

T2 - An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs

AU - Chen, Yuechen

AU - Reza, Md Farhadur

AU - Louri, Ahmed

PY - 2019/1/16

Y1 - 2019/1/16

N2 - Network-on-Chips (NoCs) have emerged as the standard on-chip communication fabrics for multi/many core systems and system on chips. However, as the number of cores on chip increases, so does power consumption. Recent studies have shown that NoC power consumption can reach up to 40% of the overall chip power [1]-[3]. Considerable research efforts have been deployed to significantly reduce NoC power consumption. In this paper, we build on approximate computing techniques and propose an approximate communication methodology called DEC-NoC for reducing NoC power consumption. The proposed DEC-NoC leverages applications' error tolerance and dynamically reduces the amount of error checking and correction in packet transmission, which results in a significant reduction in the number of retransmitted packets. The reduction in packet retransmission results in reduced power consumption. Our cycle accurate simulation using PARSEC benchmark suites shows that DEC-NoC achieves up to 56% latency reduction and up to 58% dynamic power reduction compared to NoC architectures with conventional error control techniques

AB - Network-on-Chips (NoCs) have emerged as the standard on-chip communication fabrics for multi/many core systems and system on chips. However, as the number of cores on chip increases, so does power consumption. Recent studies have shown that NoC power consumption can reach up to 40% of the overall chip power [1]-[3]. Considerable research efforts have been deployed to significantly reduce NoC power consumption. In this paper, we build on approximate computing techniques and propose an approximate communication methodology called DEC-NoC for reducing NoC power consumption. The proposed DEC-NoC leverages applications' error tolerance and dynamically reduces the amount of error checking and correction in packet transmission, which results in a significant reduction in the number of retransmitted packets. The reduction in packet retransmission results in reduced power consumption. Our cycle accurate simulation using PARSEC benchmark suites shows that DEC-NoC achieves up to 56% latency reduction and up to 58% dynamic power reduction compared to NoC architectures with conventional error control techniques

KW - Approximate Communication

KW - Energy Consumption

KW - Error Control

KW - Networks-on-Chip(NoCs)

UR - http://www.scopus.com/inward/record.url?scp=85062234424&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85062234424&partnerID=8YFLogxK

U2 - 10.1109/ICCD.2018.00078

DO - 10.1109/ICCD.2018.00078

M3 - Conference contribution

AN - SCOPUS:85062234424

T3 - Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018

SP - 480

EP - 487

BT - Proceedings - 2018 IEEE 36th International Conference on Computer Design, ICCD 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -