Design and implementation of a MicroBlaze-based warp processor

Roman L Lysecky, Frank Vahid

Research output: Contribution to journalArticle

40 Citations (Scopus)

Abstract

While soft processor cores provided by FPGA vendors offer designers with increased flexibility, such processors typically incur penalties in performance and energy consumption compared to hard processor core alternatives. The recently developed technology of warp processing can help reduce those penalties. Warp processing is the dynamic and transparent transformation of critical software regions from microprocessor execution to much faster circuit execution on an FPGA. In this article, we describe an implementation of a warp processor on a Xilinx Virtex-II Pro and Spartan3 FPGAs incorporating one or more MicroBlaze soft processor cores. We further provide a detailed analysis of the energy overhead of dynamically partitioning an application's kernels to hardware executing within an FPGA. Considering an implementation that periodically partitions the executing application once every minute, a MicroBlaze-based warp processor implemented on a Spartan3 FPGA achieves average speedups of 5.8× and energy reductions of 49% compared to the MicroBlaze soft processor core aloneproviding competitive performance and energy consumption compared to existing hard processor cores.

Original languageEnglish (US)
Article number22
JournalTransactions on Embedded Computing Systems
Volume8
Issue number3
DOIs
StatePublished - Apr 1 2009

Fingerprint

Field programmable gate arrays (FPGA)
Energy utilization
Processing
Microprocessor chips
Hardware
Networks (circuits)

Keywords

  • Configurable logic
  • Dynamic optimization
  • FPGA
  • Hardware/software partitioning
  • Just-in-time (JIT) compilation
  • Soft processor cores
  • Warp processors

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

Cite this

Design and implementation of a MicroBlaze-based warp processor. / Lysecky, Roman L; Vahid, Frank.

In: Transactions on Embedded Computing Systems, Vol. 8, No. 3, 22, 01.04.2009.

Research output: Contribution to journalArticle

@article{968ad4381b734d85b2e747684ba02bdd,
title = "Design and implementation of a MicroBlaze-based warp processor",
abstract = "While soft processor cores provided by FPGA vendors offer designers with increased flexibility, such processors typically incur penalties in performance and energy consumption compared to hard processor core alternatives. The recently developed technology of warp processing can help reduce those penalties. Warp processing is the dynamic and transparent transformation of critical software regions from microprocessor execution to much faster circuit execution on an FPGA. In this article, we describe an implementation of a warp processor on a Xilinx Virtex-II Pro and Spartan3 FPGAs incorporating one or more MicroBlaze soft processor cores. We further provide a detailed analysis of the energy overhead of dynamically partitioning an application's kernels to hardware executing within an FPGA. Considering an implementation that periodically partitions the executing application once every minute, a MicroBlaze-based warp processor implemented on a Spartan3 FPGA achieves average speedups of 5.8× and energy reductions of 49{\%} compared to the MicroBlaze soft processor core aloneproviding competitive performance and energy consumption compared to existing hard processor cores.",
keywords = "Configurable logic, Dynamic optimization, FPGA, Hardware/software partitioning, Just-in-time (JIT) compilation, Soft processor cores, Warp processors",
author = "Lysecky, {Roman L} and Frank Vahid",
year = "2009",
month = "4",
day = "1",
doi = "10.1145/1509288.1509294",
language = "English (US)",
volume = "8",
journal = "Transactions on Embedded Computing Systems",
issn = "1539-9087",
publisher = "Association for Computing Machinery (ACM)",
number = "3",

}

TY - JOUR

T1 - Design and implementation of a MicroBlaze-based warp processor

AU - Lysecky, Roman L

AU - Vahid, Frank

PY - 2009/4/1

Y1 - 2009/4/1

N2 - While soft processor cores provided by FPGA vendors offer designers with increased flexibility, such processors typically incur penalties in performance and energy consumption compared to hard processor core alternatives. The recently developed technology of warp processing can help reduce those penalties. Warp processing is the dynamic and transparent transformation of critical software regions from microprocessor execution to much faster circuit execution on an FPGA. In this article, we describe an implementation of a warp processor on a Xilinx Virtex-II Pro and Spartan3 FPGAs incorporating one or more MicroBlaze soft processor cores. We further provide a detailed analysis of the energy overhead of dynamically partitioning an application's kernels to hardware executing within an FPGA. Considering an implementation that periodically partitions the executing application once every minute, a MicroBlaze-based warp processor implemented on a Spartan3 FPGA achieves average speedups of 5.8× and energy reductions of 49% compared to the MicroBlaze soft processor core aloneproviding competitive performance and energy consumption compared to existing hard processor cores.

AB - While soft processor cores provided by FPGA vendors offer designers with increased flexibility, such processors typically incur penalties in performance and energy consumption compared to hard processor core alternatives. The recently developed technology of warp processing can help reduce those penalties. Warp processing is the dynamic and transparent transformation of critical software regions from microprocessor execution to much faster circuit execution on an FPGA. In this article, we describe an implementation of a warp processor on a Xilinx Virtex-II Pro and Spartan3 FPGAs incorporating one or more MicroBlaze soft processor cores. We further provide a detailed analysis of the energy overhead of dynamically partitioning an application's kernels to hardware executing within an FPGA. Considering an implementation that periodically partitions the executing application once every minute, a MicroBlaze-based warp processor implemented on a Spartan3 FPGA achieves average speedups of 5.8× and energy reductions of 49% compared to the MicroBlaze soft processor core aloneproviding competitive performance and energy consumption compared to existing hard processor cores.

KW - Configurable logic

KW - Dynamic optimization

KW - FPGA

KW - Hardware/software partitioning

KW - Just-in-time (JIT) compilation

KW - Soft processor cores

KW - Warp processors

UR - http://www.scopus.com/inward/record.url?scp=67649868080&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67649868080&partnerID=8YFLogxK

U2 - 10.1145/1509288.1509294

DO - 10.1145/1509288.1509294

M3 - Article

VL - 8

JO - Transactions on Embedded Computing Systems

JF - Transactions on Embedded Computing Systems

SN - 1539-9087

IS - 3

M1 - 22

ER -