Design of low jitter phase-locked loop with closed loop voltage controlled oscillator

Seok Min Jung, Meiling Wang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper presents a novel phase-locked loop (PLL) architecture to generate a low jitter output clock with a closed loop voltage controlled oscillator (VCO). The proposed closed loop VCO consists of an open loop VCO, an integrator, a non-overlapping clock generator and a switched-capacitor resistor. Because the closed loop VCO has a high-pass characteristic for a VCO noise transfer function and a negative feedback loop suppresses a phase noise of the open loop VCO, the closed loop VCO shows the low phase noise compared to the conventional open loop VCO. Moreover, the closed loop VCO can filter any perturbation at the control voltage due to a low-pass characteristic of input voltage transfer function. We design the proposed PLL scheme in 130 nm low power CMOS technology at 1.5V supply. An integrated RMS jitter is 5.81 psec at 300 MHz output frequency, which is 24% smaller than the jitter of previous PLL with the open loop VCO. The proposed PLL consumes 4.8 mW at 400 MHz output frequency.

Original languageEnglish (US)
Title of host publication2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)9781479975211
DOIs
StatePublished - Jun 9 2015
Event2015 16th IEEE Annual Wireless and Microwave Technology Conference, WAMICON 2015 - Cocoa Beach, United States
Duration: Apr 13 2015Apr 15 2015

Other

Other2015 16th IEEE Annual Wireless and Microwave Technology Conference, WAMICON 2015
CountryUnited States
CityCocoa Beach
Period4/13/154/15/15

Fingerprint

Variable frequency oscillators
Phase locked loops
Jitter
Phase noise
Transfer functions
Clocks
Spurious signal noise
Voltage control
Resistors
Capacitors
Feedback

Keywords

  • Jitter
  • Phase noise
  • Phase-locked loop
  • Voltage controlled oscillator

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Jung, S. M., & Wang, M. (2015). Design of low jitter phase-locked loop with closed loop voltage controlled oscillator. In 2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015 [7120383] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/WAMICON.2015.7120383

Design of low jitter phase-locked loop with closed loop voltage controlled oscillator. / Jung, Seok Min; Wang, Meiling.

2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015. Institute of Electrical and Electronics Engineers Inc., 2015. 7120383.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jung, SM & Wang, M 2015, Design of low jitter phase-locked loop with closed loop voltage controlled oscillator. in 2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015., 7120383, Institute of Electrical and Electronics Engineers Inc., 2015 16th IEEE Annual Wireless and Microwave Technology Conference, WAMICON 2015, Cocoa Beach, United States, 4/13/15. https://doi.org/10.1109/WAMICON.2015.7120383
Jung SM, Wang M. Design of low jitter phase-locked loop with closed loop voltage controlled oscillator. In 2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015. Institute of Electrical and Electronics Engineers Inc. 2015. 7120383 https://doi.org/10.1109/WAMICON.2015.7120383
Jung, Seok Min ; Wang, Meiling. / Design of low jitter phase-locked loop with closed loop voltage controlled oscillator. 2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015. Institute of Electrical and Electronics Engineers Inc., 2015.
@inproceedings{f1dcc87359384592ad0c07d650b6a44a,
title = "Design of low jitter phase-locked loop with closed loop voltage controlled oscillator",
abstract = "This paper presents a novel phase-locked loop (PLL) architecture to generate a low jitter output clock with a closed loop voltage controlled oscillator (VCO). The proposed closed loop VCO consists of an open loop VCO, an integrator, a non-overlapping clock generator and a switched-capacitor resistor. Because the closed loop VCO has a high-pass characteristic for a VCO noise transfer function and a negative feedback loop suppresses a phase noise of the open loop VCO, the closed loop VCO shows the low phase noise compared to the conventional open loop VCO. Moreover, the closed loop VCO can filter any perturbation at the control voltage due to a low-pass characteristic of input voltage transfer function. We design the proposed PLL scheme in 130 nm low power CMOS technology at 1.5V supply. An integrated RMS jitter is 5.81 psec at 300 MHz output frequency, which is 24{\%} smaller than the jitter of previous PLL with the open loop VCO. The proposed PLL consumes 4.8 mW at 400 MHz output frequency.",
keywords = "Jitter, Phase noise, Phase-locked loop, Voltage controlled oscillator",
author = "Jung, {Seok Min} and Meiling Wang",
year = "2015",
month = "6",
day = "9",
doi = "10.1109/WAMICON.2015.7120383",
language = "English (US)",
isbn = "9781479975211",
booktitle = "2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Design of low jitter phase-locked loop with closed loop voltage controlled oscillator

AU - Jung, Seok Min

AU - Wang, Meiling

PY - 2015/6/9

Y1 - 2015/6/9

N2 - This paper presents a novel phase-locked loop (PLL) architecture to generate a low jitter output clock with a closed loop voltage controlled oscillator (VCO). The proposed closed loop VCO consists of an open loop VCO, an integrator, a non-overlapping clock generator and a switched-capacitor resistor. Because the closed loop VCO has a high-pass characteristic for a VCO noise transfer function and a negative feedback loop suppresses a phase noise of the open loop VCO, the closed loop VCO shows the low phase noise compared to the conventional open loop VCO. Moreover, the closed loop VCO can filter any perturbation at the control voltage due to a low-pass characteristic of input voltage transfer function. We design the proposed PLL scheme in 130 nm low power CMOS technology at 1.5V supply. An integrated RMS jitter is 5.81 psec at 300 MHz output frequency, which is 24% smaller than the jitter of previous PLL with the open loop VCO. The proposed PLL consumes 4.8 mW at 400 MHz output frequency.

AB - This paper presents a novel phase-locked loop (PLL) architecture to generate a low jitter output clock with a closed loop voltage controlled oscillator (VCO). The proposed closed loop VCO consists of an open loop VCO, an integrator, a non-overlapping clock generator and a switched-capacitor resistor. Because the closed loop VCO has a high-pass characteristic for a VCO noise transfer function and a negative feedback loop suppresses a phase noise of the open loop VCO, the closed loop VCO shows the low phase noise compared to the conventional open loop VCO. Moreover, the closed loop VCO can filter any perturbation at the control voltage due to a low-pass characteristic of input voltage transfer function. We design the proposed PLL scheme in 130 nm low power CMOS technology at 1.5V supply. An integrated RMS jitter is 5.81 psec at 300 MHz output frequency, which is 24% smaller than the jitter of previous PLL with the open loop VCO. The proposed PLL consumes 4.8 mW at 400 MHz output frequency.

KW - Jitter

KW - Phase noise

KW - Phase-locked loop

KW - Voltage controlled oscillator

UR - http://www.scopus.com/inward/record.url?scp=84942693687&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84942693687&partnerID=8YFLogxK

U2 - 10.1109/WAMICON.2015.7120383

DO - 10.1109/WAMICON.2015.7120383

M3 - Conference contribution

SN - 9781479975211

BT - 2015 IEEE 16th Annual Wireless and Microwave Technology Conference, WAMICON 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -