Effects of technology mapping on fault-detection coverage in reprogrammable FPGAs

K. Kwiat, W. Debany, Salim A Hariri

Research output: Contribution to journalArticle

4 Scopus citations

Abstract

Although field-programmable gate arrays (FPGAs) are tested by their manufacturers prior to shipment, they are still susceptible to failures in the field. In this paper test vectors generated for the emulated (i.e. mission) circuit are fault-simulated on two different models: the original view of the circuit, and the design as it is mapped to the FPGA's logic cells. Faults in the cells and in the programming logic are considered. Experiments show that this commonly-used approach fails to detect most of the faults in the FPGA.

Original languageEnglish (US)
Pages (from-to)407-410
Number of pages4
JournalIEE Proceedings: Computers and Digital Techniques
Volume142
Issue number6
DOIs
Publication statusPublished - Nov 1995
Externally publishedYes

    Fingerprint

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Hardware and Architecture
  • Theoretical Computer Science

Cite this