Finite-point gate model for fast timing and power analysis

Dinesh Ganesan, Alex Mitev, Meiling Wang, Yu Cao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper proposes a new finite-point based approach for efficient characterization of CMOS gate. The new method identifies several key points on the I-V and Q-V curves to define the behavior of the static CMOS gate. It targets performance metrics such as timing, short-circuit power and leakage in the presence of process variations. Experimental results validate the accuracy of the new approach and yields simulation speeds more than 15X faster than BSIM based library characterization.

Original languageEnglish (US)
Title of host publicationProceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008
Pages657-662
Number of pages6
DOIs
StatePublished - 2008
Event9th International Symposium on Quality Electronic Design, ISQED 2008 - San Jose, CA, United States
Duration: Mar 17 2008Mar 19 2008

Other

Other9th International Symposium on Quality Electronic Design, ISQED 2008
CountryUnited States
CitySan Jose, CA
Period3/17/083/19/08

Fingerprint

Short circuit currents

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ganesan, D., Mitev, A., Wang, M., & Cao, Y. (2008). Finite-point gate model for fast timing and power analysis. In Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008 (pp. 657-662). [4479815] https://doi.org/10.1109/ISQED.2008.4479815

Finite-point gate model for fast timing and power analysis. / Ganesan, Dinesh; Mitev, Alex; Wang, Meiling; Cao, Yu.

Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008. 2008. p. 657-662 4479815.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ganesan, D, Mitev, A, Wang, M & Cao, Y 2008, Finite-point gate model for fast timing and power analysis. in Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008., 4479815, pp. 657-662, 9th International Symposium on Quality Electronic Design, ISQED 2008, San Jose, CA, United States, 3/17/08. https://doi.org/10.1109/ISQED.2008.4479815
Ganesan D, Mitev A, Wang M, Cao Y. Finite-point gate model for fast timing and power analysis. In Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008. 2008. p. 657-662. 4479815 https://doi.org/10.1109/ISQED.2008.4479815
Ganesan, Dinesh ; Mitev, Alex ; Wang, Meiling ; Cao, Yu. / Finite-point gate model for fast timing and power analysis. Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008. 2008. pp. 657-662
@inproceedings{95b13c30aec9408fbf54395d2d9f2712,
title = "Finite-point gate model for fast timing and power analysis",
abstract = "This paper proposes a new finite-point based approach for efficient characterization of CMOS gate. The new method identifies several key points on the I-V and Q-V curves to define the behavior of the static CMOS gate. It targets performance metrics such as timing, short-circuit power and leakage in the presence of process variations. Experimental results validate the accuracy of the new approach and yields simulation speeds more than 15X faster than BSIM based library characterization.",
author = "Dinesh Ganesan and Alex Mitev and Meiling Wang and Yu Cao",
year = "2008",
doi = "10.1109/ISQED.2008.4479815",
language = "English (US)",
isbn = "0769531172",
pages = "657--662",
booktitle = "Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",

}

TY - GEN

T1 - Finite-point gate model for fast timing and power analysis

AU - Ganesan, Dinesh

AU - Mitev, Alex

AU - Wang, Meiling

AU - Cao, Yu

PY - 2008

Y1 - 2008

N2 - This paper proposes a new finite-point based approach for efficient characterization of CMOS gate. The new method identifies several key points on the I-V and Q-V curves to define the behavior of the static CMOS gate. It targets performance metrics such as timing, short-circuit power and leakage in the presence of process variations. Experimental results validate the accuracy of the new approach and yields simulation speeds more than 15X faster than BSIM based library characterization.

AB - This paper proposes a new finite-point based approach for efficient characterization of CMOS gate. The new method identifies several key points on the I-V and Q-V curves to define the behavior of the static CMOS gate. It targets performance metrics such as timing, short-circuit power and leakage in the presence of process variations. Experimental results validate the accuracy of the new approach and yields simulation speeds more than 15X faster than BSIM based library characterization.

UR - http://www.scopus.com/inward/record.url?scp=49749097946&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49749097946&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2008.4479815

DO - 10.1109/ISQED.2008.4479815

M3 - Conference contribution

SN - 0769531172

SN - 9780769531175

SP - 657

EP - 662

BT - Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008

ER -