FPGA implementation of advanced FEC schemes for intelligent aggregation networks

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations

Abstract

In state-of-the-art fiber-optics communication systems the fixed forward error correction (FEC) and constellation size are employed. While it is important to closely approach the Shannon limit by using turbo product codes (TPC) and low-density parity-check (LDPC) codes with soft-decision decoding (SDD) algorithm; rate-adaptive techniques, which enable increased information rates over short links and reliable transmission over long links, are likely to become more important with ever-increasing network traffic demands. In this invited paper, we describe a rate adaptive non-binary LDPC coding technique, and demonstrate its flexibility and good performance exhibiting no error floor at BER down to 10-15 in entire code rate range, by FPGA-based emulation, making it a viable solution in the next-generation high-speed intelligent aggregation networks.

Original languageEnglish (US)
Title of host publicationOptical Metro Networks and Short-Haul Systems VIII
EditorsAchyut K. Dutta, Atul K. Srivastava, Werner Weiershausen, Benjamin B. Dingel
PublisherSPIE
ISBN (Electronic)9781510600089
DOIs
StatePublished - 2016
EventOptical Metro Networks and Short-Haul Systems VIII - San Francisco, United States
Duration: Feb 16 2016Feb 18 2016

Publication series

NameProceedings of SPIE - The International Society for Optical Engineering
Volume9773
ISSN (Print)0277-786X
ISSN (Electronic)1996-756X

Other

OtherOptical Metro Networks and Short-Haul Systems VIII
CountryUnited States
CitySan Francisco
Period2/16/162/18/16

Keywords

  • FPGA implementation
  • Fiber-optics communications
  • adaptive coding
  • intelligent aggregation networks
  • low-density parity-check (LDPC) codes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'FPGA implementation of advanced FEC schemes for intelligent aggregation networks'. Together they form a unique fingerprint.

  • Cite this

    Zou, D., & Djordjevic, I. B. (2016). FPGA implementation of advanced FEC schemes for intelligent aggregation networks. In A. K. Dutta, A. K. Srivastava, W. Weiershausen, & B. B. Dingel (Eds.), Optical Metro Networks and Short-Haul Systems VIII [977309] (Proceedings of SPIE - The International Society for Optical Engineering; Vol. 9773). SPIE. https://doi.org/10.1117/12.2214884