Hard-decision decoding of LDPC codes under timing errors: Overview and new results

Srdan Brkic, Predrag Ivanis, Bane V Vasic

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper contains a survey on iterative decoders of low-density parity-check (LDPC) codes built form unreliable logic gates. We assume that hardware unreliability comes from supply voltage reduction, which causes probabilistic gate failures, called timing errors. We are able to demonstrate robustness of simple Gallager B decoder to timing errors, when applied on codes free of small trapping sets, as well as positive effects that timing errors have on the decoding of codes with contain small trapping sets. Furthermore, we show that concept of guaranteed error correction can be applied to the decoders made partially from unreliable components. In contrast to the decoding under uncorrelated gate failures, we prove that bit-flipping decoding under timing errors can achieve arbitrary low error probability. Consequently, we formulate condition sufficient that memory architecture, which employs bit-flipping decoder, preserved all stored information.

Original languageEnglish (US)
Title of host publication2017 25th Telecommunications Forum, TELFOR 2017 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-8
Number of pages8
Volume2017-January
ISBN (Electronic)9781538630723
DOIs
Publication statusPublished - Jan 5 2018
Event25th Telecommunications Forum, TELFOR 2017 - Belgrade, Serbia
Duration: Nov 21 2017Nov 22 2017

Other

Other25th Telecommunications Forum, TELFOR 2017
CountrySerbia
CityBelgrade
Period11/21/1711/22/17

    Fingerprint

Keywords

  • Bit-flipping
  • data-dependence
  • fault-tolerance
  • Gallager B
  • low-density parity-check codes
  • timing errors

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Signal Processing
  • Safety, Risk, Reliability and Quality

Cite this

Brkic, S., Ivanis, P., & Vasic, B. V. (2018). Hard-decision decoding of LDPC codes under timing errors: Overview and new results. In 2017 25th Telecommunications Forum, TELFOR 2017 - Proceedings (Vol. 2017-January, pp. 1-8). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TELFOR.2017.8249332