Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits

Lance Saldanha, Roman L Lysecky

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

While hardware/software partitioning has been shown to provide significant performance gains, most hardware/software partitioning approaches are limited to partitioning computational kernels utilizing integers or fixed point implementations. Software developers often initially develop an application using built-in floating point representations and later convert the application to a fixed point representation - a potentially time consuming process. In this paper, we present a hardware/software partitioning approach for floating point applications that eliminates the need for developers to rewrite software applications for fixed point implementations. Instead, the proposed approach incorporates efficient, configurable floating point to fixed point and fixed point to floating point hardware converters at the boundary between the hardware coprocessors and memory. This effectively separates the system into a floating point domain consisting of the microprocessor and memory subsystem and a fixed point domain consisting of the partitioned hardware coprocessors, thereby providing an efficient and rapid method for implementing fixed point hardware coprocessors.

Original languageEnglish (US)
Title of host publicationEmbedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008
Pages49-54
Number of pages6
DOIs
StatePublished - 2008
EventEmbedded Systems Week 2008 - 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008 - Atlanta, GA, United States
Duration: Oct 19 2008Oct 24 2008

Other

OtherEmbedded Systems Week 2008 - 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008
CountryUnited States
CityAtlanta, GA
Period10/19/0810/24/08

Fingerprint

Application programs
Computer hardware
Hardware
Networks (circuits)
Data storage equipment
Microprocessor chips
Computer systems
Coprocessor

Keywords

  • Fixed point
  • Floating point
  • Floating point to fixed conversion
  • Hardware/software partitioning

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering

Cite this

Saldanha, L., & Lysecky, R. L. (2008). Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits. In Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008 (pp. 49-54) https://doi.org/10.1145/1450135.1450148

Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits. / Saldanha, Lance; Lysecky, Roman L.

Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008. 2008. p. 49-54.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Saldanha, L & Lysecky, RL 2008, Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits. in Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008. pp. 49-54, Embedded Systems Week 2008 - 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008, Atlanta, GA, United States, 10/19/08. https://doi.org/10.1145/1450135.1450148
Saldanha L, Lysecky RL. Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits. In Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008. 2008. p. 49-54 https://doi.org/10.1145/1450135.1450148
Saldanha, Lance ; Lysecky, Roman L. / Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits. Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008. 2008. pp. 49-54
@inproceedings{9f8ae4cdf77346e4aeb2819a15989103,
title = "Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits",
abstract = "While hardware/software partitioning has been shown to provide significant performance gains, most hardware/software partitioning approaches are limited to partitioning computational kernels utilizing integers or fixed point implementations. Software developers often initially develop an application using built-in floating point representations and later convert the application to a fixed point representation - a potentially time consuming process. In this paper, we present a hardware/software partitioning approach for floating point applications that eliminates the need for developers to rewrite software applications for fixed point implementations. Instead, the proposed approach incorporates efficient, configurable floating point to fixed point and fixed point to floating point hardware converters at the boundary between the hardware coprocessors and memory. This effectively separates the system into a floating point domain consisting of the microprocessor and memory subsystem and a fixed point domain consisting of the partitioned hardware coprocessors, thereby providing an efficient and rapid method for implementing fixed point hardware coprocessors.",
keywords = "Fixed point, Floating point, Floating point to fixed conversion, Hardware/software partitioning",
author = "Lance Saldanha and Lysecky, {Roman L}",
year = "2008",
doi = "10.1145/1450135.1450148",
language = "English (US)",
isbn = "9781605584706",
pages = "49--54",
booktitle = "Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008",

}

TY - GEN

T1 - Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits

AU - Saldanha, Lance

AU - Lysecky, Roman L

PY - 2008

Y1 - 2008

N2 - While hardware/software partitioning has been shown to provide significant performance gains, most hardware/software partitioning approaches are limited to partitioning computational kernels utilizing integers or fixed point implementations. Software developers often initially develop an application using built-in floating point representations and later convert the application to a fixed point representation - a potentially time consuming process. In this paper, we present a hardware/software partitioning approach for floating point applications that eliminates the need for developers to rewrite software applications for fixed point implementations. Instead, the proposed approach incorporates efficient, configurable floating point to fixed point and fixed point to floating point hardware converters at the boundary between the hardware coprocessors and memory. This effectively separates the system into a floating point domain consisting of the microprocessor and memory subsystem and a fixed point domain consisting of the partitioned hardware coprocessors, thereby providing an efficient and rapid method for implementing fixed point hardware coprocessors.

AB - While hardware/software partitioning has been shown to provide significant performance gains, most hardware/software partitioning approaches are limited to partitioning computational kernels utilizing integers or fixed point implementations. Software developers often initially develop an application using built-in floating point representations and later convert the application to a fixed point representation - a potentially time consuming process. In this paper, we present a hardware/software partitioning approach for floating point applications that eliminates the need for developers to rewrite software applications for fixed point implementations. Instead, the proposed approach incorporates efficient, configurable floating point to fixed point and fixed point to floating point hardware converters at the boundary between the hardware coprocessors and memory. This effectively separates the system into a floating point domain consisting of the microprocessor and memory subsystem and a fixed point domain consisting of the partitioned hardware coprocessors, thereby providing an efficient and rapid method for implementing fixed point hardware coprocessors.

KW - Fixed point

KW - Floating point

KW - Floating point to fixed conversion

KW - Hardware/software partitioning

UR - http://www.scopus.com/inward/record.url?scp=78650760392&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650760392&partnerID=8YFLogxK

U2 - 10.1145/1450135.1450148

DO - 10.1145/1450135.1450148

M3 - Conference contribution

AN - SCOPUS:78650760392

SN - 9781605584706

SP - 49

EP - 54

BT - Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008

ER -