Highly parallel FPGA based IEEE-754 compliant double-precision floating-point division

Sandeep Venishetti, Ali Akoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

There is increasing demand for fast floating-point arithmetic support to make Field Programmable Gate Arrays (FPGAs) a practical option for scientific computing applications. In existing FPGA based double-precision floating-point division approaches, operational frequency of the design is bounded by the performance of mantissa stage. In earlier work we introduced a new algorithm for mantissa multiplication to implement IEEE-754 compliant multiplier. In this paper we apply the same algorithm onto division by convergence technique to implement the division operation. Division algorithm reaches a maximum of 256MHz operational frequency on Virtex-4 platform which outperforms algorithm and IP-Core based solutions in the academia as well as Xilinx LogiCORE solutions when no embedded resources are used. Operational frequency is improved by 153%, 48% and 20% compared to algorithm and IP core based solutions of academia and Xilinx LogiCORE solutions respectively. Area overhead is larger then IP-Core based solutions, but we rely on the capacity trend of contemporary FPGAs.

Original languageEnglish (US)
Title of host publicationProceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008
Pages159-165
Number of pages7
StatePublished - Dec 1 2008
Event2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008 - Las Vegas, NV, United States
Duration: Jul 14 2008Jul 17 2008

Publication series

NameProceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008

Other

Other2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008
CountryUnited States
CityLas Vegas, NV
Period7/14/087/17/08

Keywords

  • Division
  • FPGA
  • Floating point arithmetic

ASJC Scopus subject areas

  • Computer Science Applications
  • Hardware and Architecture
  • Software

Fingerprint Dive into the research topics of 'Highly parallel FPGA based IEEE-754 compliant double-precision floating-point division'. Together they form a unique fingerprint.

Cite this