Knowledge-based simulation design methodology. A flexible test architecture application

Jerzy W Rozenblit, Bernard P. Zeigler

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

This article presents Knowledge-Based Simulation Design Methodology and its application in the domain of flexible testing. Basic concepts and techniques of the methodology are introduced and employed to design a flexible Printed Circuit Board (PCB) test architecture. A PCB testing framework is proposed. The framework involves the following phases: A board under test is represented using the entity structure formalism. This representation, augmented with test criteria, is used to select a test resolution (degree of test detail). The fault modeling process is supported by a class of tree models specified in Discrete Event System Specification (DEVS). Tree models with fault locations represent PCBs for which a test station architecture and testing strategy are being designed. The test strategy selection and the configuration of the test station are generated from the generic entity structure representation of a tester. This generation process uses a production rule-based approach. The tester architecture is modeled and simulated using DEVS-Scheme simulation language. Alternative tester architectures and test strategies can be compared through a simulation modeling study prior to an actual set-up of a test cell. This approach is expected to result in improvements in test/rework time, first pass yield, and reduced scrap and work-in-process inventory.

Original languageEnglish (US)
Pages (from-to)195-228
Number of pages34
JournalTransactions of the Society for Computer Simulation
Volume7
Issue number3
StatePublished - Sep 1990

Fingerprint

Knowledge-based
Design Methodology
Discrete event simulation
Printed circuit boards
Testing
Specifications
Computer simulation languages
Simulation
Electric fault location
Polychlorinated biphenyls
Printed Circuit Board
Discrete Event Systems
Computer simulation
Fault
Architecture
Specification
Rework
Production Rules
Simulation Modeling
Process Modeling

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Computer Graphics and Computer-Aided Design
  • Computer Science Applications
  • Software
  • Modeling and Simulation

Cite this

Knowledge-based simulation design methodology. A flexible test architecture application. / Rozenblit, Jerzy W; Zeigler, Bernard P.

In: Transactions of the Society for Computer Simulation, Vol. 7, No. 3, 09.1990, p. 195-228.

Research output: Contribution to journalArticle

@article{155d247815e744119a62c840c9e47eac,
title = "Knowledge-based simulation design methodology. A flexible test architecture application",
abstract = "This article presents Knowledge-Based Simulation Design Methodology and its application in the domain of flexible testing. Basic concepts and techniques of the methodology are introduced and employed to design a flexible Printed Circuit Board (PCB) test architecture. A PCB testing framework is proposed. The framework involves the following phases: A board under test is represented using the entity structure formalism. This representation, augmented with test criteria, is used to select a test resolution (degree of test detail). The fault modeling process is supported by a class of tree models specified in Discrete Event System Specification (DEVS). Tree models with fault locations represent PCBs for which a test station architecture and testing strategy are being designed. The test strategy selection and the configuration of the test station are generated from the generic entity structure representation of a tester. This generation process uses a production rule-based approach. The tester architecture is modeled and simulated using DEVS-Scheme simulation language. Alternative tester architectures and test strategies can be compared through a simulation modeling study prior to an actual set-up of a test cell. This approach is expected to result in improvements in test/rework time, first pass yield, and reduced scrap and work-in-process inventory.",
author = "Rozenblit, {Jerzy W} and Zeigler, {Bernard P.}",
year = "1990",
month = "9",
language = "English (US)",
volume = "7",
pages = "195--228",
journal = "Transactions of the Society for Computer Simulation",
issn = "0740-6797",
publisher = "Society for Computer Simulation",
number = "3",

}

TY - JOUR

T1 - Knowledge-based simulation design methodology. A flexible test architecture application

AU - Rozenblit, Jerzy W

AU - Zeigler, Bernard P.

PY - 1990/9

Y1 - 1990/9

N2 - This article presents Knowledge-Based Simulation Design Methodology and its application in the domain of flexible testing. Basic concepts and techniques of the methodology are introduced and employed to design a flexible Printed Circuit Board (PCB) test architecture. A PCB testing framework is proposed. The framework involves the following phases: A board under test is represented using the entity structure formalism. This representation, augmented with test criteria, is used to select a test resolution (degree of test detail). The fault modeling process is supported by a class of tree models specified in Discrete Event System Specification (DEVS). Tree models with fault locations represent PCBs for which a test station architecture and testing strategy are being designed. The test strategy selection and the configuration of the test station are generated from the generic entity structure representation of a tester. This generation process uses a production rule-based approach. The tester architecture is modeled and simulated using DEVS-Scheme simulation language. Alternative tester architectures and test strategies can be compared through a simulation modeling study prior to an actual set-up of a test cell. This approach is expected to result in improvements in test/rework time, first pass yield, and reduced scrap and work-in-process inventory.

AB - This article presents Knowledge-Based Simulation Design Methodology and its application in the domain of flexible testing. Basic concepts and techniques of the methodology are introduced and employed to design a flexible Printed Circuit Board (PCB) test architecture. A PCB testing framework is proposed. The framework involves the following phases: A board under test is represented using the entity structure formalism. This representation, augmented with test criteria, is used to select a test resolution (degree of test detail). The fault modeling process is supported by a class of tree models specified in Discrete Event System Specification (DEVS). Tree models with fault locations represent PCBs for which a test station architecture and testing strategy are being designed. The test strategy selection and the configuration of the test station are generated from the generic entity structure representation of a tester. This generation process uses a production rule-based approach. The tester architecture is modeled and simulated using DEVS-Scheme simulation language. Alternative tester architectures and test strategies can be compared through a simulation modeling study prior to an actual set-up of a test cell. This approach is expected to result in improvements in test/rework time, first pass yield, and reduced scrap and work-in-process inventory.

UR - http://www.scopus.com/inward/record.url?scp=0025491504&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025491504&partnerID=8YFLogxK

M3 - Article

VL - 7

SP - 195

EP - 228

JO - Transactions of the Society for Computer Simulation

JF - Transactions of the Society for Computer Simulation

SN - 0740-6797

IS - 3

ER -