Latency, power, and security optimization in distributed reconfigurable embedded systems

Hyunsuk Nam, Roman L Lysecky

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Distributed embedded systems are increasingly prevalent in numerous applications, and with pervasive network access within these systems, security is also a critical design concern. In this paper, we present a modeling and optimization framework for distributed reconfigurable embedded systems, which maps tasks on a distributed embedded system with the goal of optimizing latency, energy, and/or security across all computing and communication levels. The proposed modeling framework for dataflow applications integrates models for computational latency, security levels for inter-task and intra-task communication, communication latency, and power consumption. We evaluate the proposed methodology using a video-based object detection and tracking application.

Original languageEnglish (US)
Title of host publicationProceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016
PublisherIEEE Computer Society
Pages124-131
Number of pages8
Volume2016-August
ISBN (Electronic)9781509021406
DOIs
StatePublished - Aug 2 2016
Event30th IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016 - Chicago, United States
Duration: May 23 2016May 27 2016

Other

Other30th IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016
CountryUnited States
CityChicago
Period5/23/165/27/16

Fingerprint

Embedded systems
Communication
Security systems
Electric power utilization
Object detection

Keywords

  • Co-design modeling
  • Design space exploration
  • Distributed embedded systems
  • Dynamic optimization
  • Security

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Computer Networks and Communications
  • Hardware and Architecture
  • Software

Cite this

Nam, H., & Lysecky, R. L. (2016). Latency, power, and security optimization in distributed reconfigurable embedded systems. In Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016 (Vol. 2016-August, pp. 124-131). [7529859] IEEE Computer Society. https://doi.org/10.1109/IPDPSW.2016.40

Latency, power, and security optimization in distributed reconfigurable embedded systems. / Nam, Hyunsuk; Lysecky, Roman L.

Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016. Vol. 2016-August IEEE Computer Society, 2016. p. 124-131 7529859.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nam, H & Lysecky, RL 2016, Latency, power, and security optimization in distributed reconfigurable embedded systems. in Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016. vol. 2016-August, 7529859, IEEE Computer Society, pp. 124-131, 30th IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016, Chicago, United States, 5/23/16. https://doi.org/10.1109/IPDPSW.2016.40
Nam H, Lysecky RL. Latency, power, and security optimization in distributed reconfigurable embedded systems. In Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016. Vol. 2016-August. IEEE Computer Society. 2016. p. 124-131. 7529859 https://doi.org/10.1109/IPDPSW.2016.40
Nam, Hyunsuk ; Lysecky, Roman L. / Latency, power, and security optimization in distributed reconfigurable embedded systems. Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016. Vol. 2016-August IEEE Computer Society, 2016. pp. 124-131
@inproceedings{6acd4fd88d844a078816206a10c19f3b,
title = "Latency, power, and security optimization in distributed reconfigurable embedded systems",
abstract = "Distributed embedded systems are increasingly prevalent in numerous applications, and with pervasive network access within these systems, security is also a critical design concern. In this paper, we present a modeling and optimization framework for distributed reconfigurable embedded systems, which maps tasks on a distributed embedded system with the goal of optimizing latency, energy, and/or security across all computing and communication levels. The proposed modeling framework for dataflow applications integrates models for computational latency, security levels for inter-task and intra-task communication, communication latency, and power consumption. We evaluate the proposed methodology using a video-based object detection and tracking application.",
keywords = "Co-design modeling, Design space exploration, Distributed embedded systems, Dynamic optimization, Security",
author = "Hyunsuk Nam and Lysecky, {Roman L}",
year = "2016",
month = "8",
day = "2",
doi = "10.1109/IPDPSW.2016.40",
language = "English (US)",
volume = "2016-August",
pages = "124--131",
booktitle = "Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Latency, power, and security optimization in distributed reconfigurable embedded systems

AU - Nam, Hyunsuk

AU - Lysecky, Roman L

PY - 2016/8/2

Y1 - 2016/8/2

N2 - Distributed embedded systems are increasingly prevalent in numerous applications, and with pervasive network access within these systems, security is also a critical design concern. In this paper, we present a modeling and optimization framework for distributed reconfigurable embedded systems, which maps tasks on a distributed embedded system with the goal of optimizing latency, energy, and/or security across all computing and communication levels. The proposed modeling framework for dataflow applications integrates models for computational latency, security levels for inter-task and intra-task communication, communication latency, and power consumption. We evaluate the proposed methodology using a video-based object detection and tracking application.

AB - Distributed embedded systems are increasingly prevalent in numerous applications, and with pervasive network access within these systems, security is also a critical design concern. In this paper, we present a modeling and optimization framework for distributed reconfigurable embedded systems, which maps tasks on a distributed embedded system with the goal of optimizing latency, energy, and/or security across all computing and communication levels. The proposed modeling framework for dataflow applications integrates models for computational latency, security levels for inter-task and intra-task communication, communication latency, and power consumption. We evaluate the proposed methodology using a video-based object detection and tracking application.

KW - Co-design modeling

KW - Design space exploration

KW - Distributed embedded systems

KW - Dynamic optimization

KW - Security

UR - http://www.scopus.com/inward/record.url?scp=84991669646&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84991669646&partnerID=8YFLogxK

U2 - 10.1109/IPDPSW.2016.40

DO - 10.1109/IPDPSW.2016.40

M3 - Conference contribution

VL - 2016-August

SP - 124

EP - 131

BT - Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016

PB - IEEE Computer Society

ER -