On the design of optimal fault - Tolerant systolic array architectures

M. O. Esonu, A. J. Al-Khalili, S. Hariri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper we present a novel approach for designing highly reliable and optimal fault - tolerant systolic array architectures. In our approach, fault - tolerant algorithms are designed by introducing redundant computations at the algorithmic level, so that when these algorithms are mapped into specific VLSI systolic array architectures, the architectures will be inherently fault - tolerant. We introduce redundant computations in the original algorithm by creating different versions of the algorithm. The respective dependency matrix (D) of the different versions of the algorithm are obtained and these are merged to give one dependency matrix that reflects a given fault - tolerant requirement. This resultant dependency matrix is mapped into an optimal fault - tolerant systolic array using our proposed Space - Time (S-T) systematic approach for mapping algorithms into optimal systolic architectures.

Original languageEnglish (US)
Title of host publicationProceedings - 5th International Parallel Processing Symposium, IPPS 1991
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages352-357
Number of pages6
ISBN (Electronic)0818691670, 9780818691676
DOIs
StatePublished - Jan 1 1991
Externally publishedYes
Event5th International Parallel Processing Symposium, IPPS 1991 - Anaheim, United States
Duration: Apr 30 1991May 2 1991

Publication series

NameProceedings - 5th International Parallel Processing Symposium, IPPS 1991

Conference

Conference5th International Parallel Processing Symposium, IPPS 1991
CountryUnited States
CityAnaheim
Period4/30/915/2/91

Fingerprint

Systolic Array
Systolic arrays
Fault-tolerant
Architecture
Design
Space-time
Requirements

ASJC Scopus subject areas

  • Hardware and Architecture
  • Artificial Intelligence
  • Computer Networks and Communications
  • Computer Science Applications
  • Computational Mathematics

Cite this

Esonu, M. O., Al-Khalili, A. J., & Hariri, S. (1991). On the design of optimal fault - Tolerant systolic array architectures. In Proceedings - 5th International Parallel Processing Symposium, IPPS 1991 (pp. 352-357). [153802] (Proceedings - 5th International Parallel Processing Symposium, IPPS 1991). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IPPS.1991.153802

On the design of optimal fault - Tolerant systolic array architectures. / Esonu, M. O.; Al-Khalili, A. J.; Hariri, S.

Proceedings - 5th International Parallel Processing Symposium, IPPS 1991. Institute of Electrical and Electronics Engineers Inc., 1991. p. 352-357 153802 (Proceedings - 5th International Parallel Processing Symposium, IPPS 1991).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Esonu, MO, Al-Khalili, AJ & Hariri, S 1991, On the design of optimal fault - Tolerant systolic array architectures. in Proceedings - 5th International Parallel Processing Symposium, IPPS 1991., 153802, Proceedings - 5th International Parallel Processing Symposium, IPPS 1991, Institute of Electrical and Electronics Engineers Inc., pp. 352-357, 5th International Parallel Processing Symposium, IPPS 1991, Anaheim, United States, 4/30/91. https://doi.org/10.1109/IPPS.1991.153802
Esonu MO, Al-Khalili AJ, Hariri S. On the design of optimal fault - Tolerant systolic array architectures. In Proceedings - 5th International Parallel Processing Symposium, IPPS 1991. Institute of Electrical and Electronics Engineers Inc. 1991. p. 352-357. 153802. (Proceedings - 5th International Parallel Processing Symposium, IPPS 1991). https://doi.org/10.1109/IPPS.1991.153802
Esonu, M. O. ; Al-Khalili, A. J. ; Hariri, S. / On the design of optimal fault - Tolerant systolic array architectures. Proceedings - 5th International Parallel Processing Symposium, IPPS 1991. Institute of Electrical and Electronics Engineers Inc., 1991. pp. 352-357 (Proceedings - 5th International Parallel Processing Symposium, IPPS 1991).
@inproceedings{39de11a3c37c486da1311ed6b874e60a,
title = "On the design of optimal fault - Tolerant systolic array architectures",
abstract = "In this paper we present a novel approach for designing highly reliable and optimal fault - tolerant systolic array architectures. In our approach, fault - tolerant algorithms are designed by introducing redundant computations at the algorithmic level, so that when these algorithms are mapped into specific VLSI systolic array architectures, the architectures will be inherently fault - tolerant. We introduce redundant computations in the original algorithm by creating different versions of the algorithm. The respective dependency matrix (D) of the different versions of the algorithm are obtained and these are merged to give one dependency matrix that reflects a given fault - tolerant requirement. This resultant dependency matrix is mapped into an optimal fault - tolerant systolic array using our proposed Space - Time (S-T) systematic approach for mapping algorithms into optimal systolic architectures.",
author = "Esonu, {M. O.} and Al-Khalili, {A. J.} and S. Hariri",
year = "1991",
month = "1",
day = "1",
doi = "10.1109/IPPS.1991.153802",
language = "English (US)",
series = "Proceedings - 5th International Parallel Processing Symposium, IPPS 1991",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "352--357",
booktitle = "Proceedings - 5th International Parallel Processing Symposium, IPPS 1991",

}

TY - GEN

T1 - On the design of optimal fault - Tolerant systolic array architectures

AU - Esonu, M. O.

AU - Al-Khalili, A. J.

AU - Hariri, S.

PY - 1991/1/1

Y1 - 1991/1/1

N2 - In this paper we present a novel approach for designing highly reliable and optimal fault - tolerant systolic array architectures. In our approach, fault - tolerant algorithms are designed by introducing redundant computations at the algorithmic level, so that when these algorithms are mapped into specific VLSI systolic array architectures, the architectures will be inherently fault - tolerant. We introduce redundant computations in the original algorithm by creating different versions of the algorithm. The respective dependency matrix (D) of the different versions of the algorithm are obtained and these are merged to give one dependency matrix that reflects a given fault - tolerant requirement. This resultant dependency matrix is mapped into an optimal fault - tolerant systolic array using our proposed Space - Time (S-T) systematic approach for mapping algorithms into optimal systolic architectures.

AB - In this paper we present a novel approach for designing highly reliable and optimal fault - tolerant systolic array architectures. In our approach, fault - tolerant algorithms are designed by introducing redundant computations at the algorithmic level, so that when these algorithms are mapped into specific VLSI systolic array architectures, the architectures will be inherently fault - tolerant. We introduce redundant computations in the original algorithm by creating different versions of the algorithm. The respective dependency matrix (D) of the different versions of the algorithm are obtained and these are merged to give one dependency matrix that reflects a given fault - tolerant requirement. This resultant dependency matrix is mapped into an optimal fault - tolerant systolic array using our proposed Space - Time (S-T) systematic approach for mapping algorithms into optimal systolic architectures.

UR - http://www.scopus.com/inward/record.url?scp=85067457037&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067457037&partnerID=8YFLogxK

U2 - 10.1109/IPPS.1991.153802

DO - 10.1109/IPPS.1991.153802

M3 - Conference contribution

AN - SCOPUS:85067457037

T3 - Proceedings - 5th International Parallel Processing Symposium, IPPS 1991

SP - 352

EP - 357

BT - Proceedings - 5th International Parallel Processing Symposium, IPPS 1991

PB - Institute of Electrical and Electronics Engineers Inc.

ER -