Performance Considerations Relating to the Design of Interconnection Networks for Multiprocessors Systems

Earl Hokens, Ahmed Louri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Choosing the best interconnection scheme for a multiprocessor is no easy task. This paper presents a two phase analysis to assist in this task. The two phases of the analysis are analyti cal, and simulation. The analytical phase introduces a new metric called the network bandwidth require ment, or nbr. The nbr is an estimate for the in terconnecting network link speed of a multiprocessor. This result is used in the second phase of the analy sis, different multiprocessor configurations are simu lated using stochastic activity networks to verify the results of the analytical phase, and analyze the effects of contention and memory design on performance.

Original languageEnglish (US)
Title of host publicationArchitecture
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages206-209
Number of pages4
ISBN (Electronic)0849389836
DOIs
StatePublished - Jan 1 1993
Event1993 International Conference on Parallel Processing, ICPP 1993 - Syracuse, United States
Duration: Aug 16 1993Aug 20 1993

Publication series

NameProceedings of the International Conference on Parallel Processing
Volume1
ISSN (Print)0190-3918

Conference

Conference1993 International Conference on Parallel Processing, ICPP 1993
CountryUnited States
CitySyracuse
Period8/16/938/20/93

ASJC Scopus subject areas

  • Software
  • Mathematics(all)
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Performance Considerations Relating to the Design of Interconnection Networks for Multiprocessors Systems'. Together they form a unique fingerprint.

  • Cite this

    Hokens, E., & Louri, A. (1993). Performance Considerations Relating to the Design of Interconnection Networks for Multiprocessors Systems. In Architecture (pp. 206-209). [4134140] (Proceedings of the International Conference on Parallel Processing; Vol. 1). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICPP.1993.141