Post-routing analytical wirelength model for homogeneous FPGA architectures

Arpit Soni, Yoon Kah Leow, Ali Akoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We present a post-routing model that relates both logic and routing architecture parameters to wirelength for a homogeneous FPGA architecture. Our model relies on Rent's parameter generated from the pre-technology mapped netlist rather than post-placement netlist making it independent from optimization goal of the technology-mapping, clustering and placement stages of the FPGA CAD flow. We achieve an average mean absolute percentage error (MAPE) of 36% relative to the Verilog-to-Routing (VTR) based wire-length analysis using MCNC and VTR benchmarks, while state-of-the-art approach achieves a MAPE of 57%. This work forms the basis for implementing post-routing delay, routability and power models, since each can be expressed as a function of net length.

Original languageEnglish (US)
Title of host publication2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018
EditorsDavid Andrews, Claudia Feregrino, Rene Cumplido, Dirk Stroobandt
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728119687
DOIs
StatePublished - Feb 13 2019
Event2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018 - Cancun, Mexico
Duration: Dec 3 2018Dec 5 2018

Publication series

Name2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018

Conference

Conference2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018
CountryMexico
CityCancun
Period12/3/1812/5/18

Fingerprint

Field programmable gate arrays (FPGA)
Analytical models
Computer hardware description languages
Computer aided design
Wire

Keywords

  • Analytical Model
  • FPGA
  • Post-routing Wire-length

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

Cite this

Soni, A., Leow, Y. K., & Akoglu, A. (2019). Post-routing analytical wirelength model for homogeneous FPGA architectures. In D. Andrews, C. Feregrino, R. Cumplido, & D. Stroobandt (Eds.), 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018 [8641724] (2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/RECONFIG.2018.8641724

Post-routing analytical wirelength model for homogeneous FPGA architectures. / Soni, Arpit; Leow, Yoon Kah; Akoglu, Ali.

2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018. ed. / David Andrews; Claudia Feregrino; Rene Cumplido; Dirk Stroobandt. Institute of Electrical and Electronics Engineers Inc., 2019. 8641724 (2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Soni, A, Leow, YK & Akoglu, A 2019, Post-routing analytical wirelength model for homogeneous FPGA architectures. in D Andrews, C Feregrino, R Cumplido & D Stroobandt (eds), 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018., 8641724, 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018, Institute of Electrical and Electronics Engineers Inc., 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018, Cancun, Mexico, 12/3/18. https://doi.org/10.1109/RECONFIG.2018.8641724
Soni A, Leow YK, Akoglu A. Post-routing analytical wirelength model for homogeneous FPGA architectures. In Andrews D, Feregrino C, Cumplido R, Stroobandt D, editors, 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018. Institute of Electrical and Electronics Engineers Inc. 2019. 8641724. (2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018). https://doi.org/10.1109/RECONFIG.2018.8641724
Soni, Arpit ; Leow, Yoon Kah ; Akoglu, Ali. / Post-routing analytical wirelength model for homogeneous FPGA architectures. 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018. editor / David Andrews ; Claudia Feregrino ; Rene Cumplido ; Dirk Stroobandt. Institute of Electrical and Electronics Engineers Inc., 2019. (2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018).
@inproceedings{01a33294645b490f84e2f6d91e31dae9,
title = "Post-routing analytical wirelength model for homogeneous FPGA architectures",
abstract = "We present a post-routing model that relates both logic and routing architecture parameters to wirelength for a homogeneous FPGA architecture. Our model relies on Rent's parameter generated from the pre-technology mapped netlist rather than post-placement netlist making it independent from optimization goal of the technology-mapping, clustering and placement stages of the FPGA CAD flow. We achieve an average mean absolute percentage error (MAPE) of 36{\%} relative to the Verilog-to-Routing (VTR) based wire-length analysis using MCNC and VTR benchmarks, while state-of-the-art approach achieves a MAPE of 57{\%}. This work forms the basis for implementing post-routing delay, routability and power models, since each can be expressed as a function of net length.",
keywords = "Analytical Model, FPGA, Post-routing Wire-length",
author = "Arpit Soni and Leow, {Yoon Kah} and Ali Akoglu",
year = "2019",
month = "2",
day = "13",
doi = "10.1109/RECONFIG.2018.8641724",
language = "English (US)",
series = "2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
editor = "David Andrews and Claudia Feregrino and Rene Cumplido and Dirk Stroobandt",
booktitle = "2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018",

}

TY - GEN

T1 - Post-routing analytical wirelength model for homogeneous FPGA architectures

AU - Soni, Arpit

AU - Leow, Yoon Kah

AU - Akoglu, Ali

PY - 2019/2/13

Y1 - 2019/2/13

N2 - We present a post-routing model that relates both logic and routing architecture parameters to wirelength for a homogeneous FPGA architecture. Our model relies on Rent's parameter generated from the pre-technology mapped netlist rather than post-placement netlist making it independent from optimization goal of the technology-mapping, clustering and placement stages of the FPGA CAD flow. We achieve an average mean absolute percentage error (MAPE) of 36% relative to the Verilog-to-Routing (VTR) based wire-length analysis using MCNC and VTR benchmarks, while state-of-the-art approach achieves a MAPE of 57%. This work forms the basis for implementing post-routing delay, routability and power models, since each can be expressed as a function of net length.

AB - We present a post-routing model that relates both logic and routing architecture parameters to wirelength for a homogeneous FPGA architecture. Our model relies on Rent's parameter generated from the pre-technology mapped netlist rather than post-placement netlist making it independent from optimization goal of the technology-mapping, clustering and placement stages of the FPGA CAD flow. We achieve an average mean absolute percentage error (MAPE) of 36% relative to the Verilog-to-Routing (VTR) based wire-length analysis using MCNC and VTR benchmarks, while state-of-the-art approach achieves a MAPE of 57%. This work forms the basis for implementing post-routing delay, routability and power models, since each can be expressed as a function of net length.

KW - Analytical Model

KW - FPGA

KW - Post-routing Wire-length

UR - http://www.scopus.com/inward/record.url?scp=85063158713&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85063158713&partnerID=8YFLogxK

U2 - 10.1109/RECONFIG.2018.8641724

DO - 10.1109/RECONFIG.2018.8641724

M3 - Conference contribution

AN - SCOPUS:85063158713

T3 - 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018

BT - 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018

A2 - Andrews, David

A2 - Feregrino, Claudia

A2 - Cumplido, Rene

A2 - Stroobandt, Dirk

PB - Institute of Electrical and Electronics Engineers Inc.

ER -