Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems

Avinash Karanth Kodi, Ahmed Louri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

As communication distances and bit rates increase, opto-electronic interconnects are becoming de-facto standard for designing high-bandwidth low-latency interconnection networks for high performance computing (HPC) systems. While bandwidth scaling with efficient multiplexing techniques (wavelengths, time and space) are available, static assignment of wavelengths can be detrimental to network performance for adversial traffic patterns. Dynamic bandwidth reconfiguration based on actual traffic pattern can lead to improved network performance by utilizing idle resources. While dynamic hand-width re-allocation (DBR) techniques can alleviate interconnection bottlenecks, power consumption also increases considerably. In this paper, we propose a dynamically reconfigurable architecture called E-RAPID (Extended-Reconfigurable, All-Photonic Interconnect for Distributed and parallel systems) that not only dynamically reallocates bandwidth, but also reduces the power consumption for all traffic patterns. Our proposed LS (Lock-Step) reconfiguration technique combines Dynamic Power Management (DPM) with DBR techniques, achieving a reduction in power consumption of 25%-50% while degrading the throughput by less than 5%.

Original languageEnglish (US)
Title of host publicationProceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM
DOIs
StatePublished - 2007
Event21st International Parallel and Distributed Processing Symposium, IPDPS 2007 - Long Beach, CA, United States
Duration: Mar 26 2007Mar 30 2007

Other

Other21st International Parallel and Distributed Processing Symposium, IPDPS 2007
CountryUnited States
CityLong Beach, CA
Period3/26/073/30/07

Fingerprint

Optical Interconnects
Optical interconnects
High Performance
Bandwidth
Power Consumption
Electric power utilization
Computing
Traffic
Network Performance
Interconnect
Reconfiguration
Network performance
Telecommunication traffic
Wavelength
Reconfigurable architectures
Reconfigurable Architectures
Power Management
Interconnection Networks
Optoelectronics
Parallel Systems

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Mathematics(all)

Cite this

Kodi, A. K., & Louri, A. (2007). Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems. In Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM [4228001] https://doi.org/10.1109/IPDPS.2007.370273

Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems. / Kodi, Avinash Karanth; Louri, Ahmed.

Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM. 2007. 4228001.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kodi, AK & Louri, A 2007, Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems. in Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM., 4228001, 21st International Parallel and Distributed Processing Symposium, IPDPS 2007, Long Beach, CA, United States, 3/26/07. https://doi.org/10.1109/IPDPS.2007.370273
Kodi AK, Louri A. Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems. In Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM. 2007. 4228001 https://doi.org/10.1109/IPDPS.2007.370273
Kodi, Avinash Karanth ; Louri, Ahmed. / Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems. Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM. 2007.
@inproceedings{9834809c851e42a28810478edadb8681,
title = "Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems",
abstract = "As communication distances and bit rates increase, opto-electronic interconnects are becoming de-facto standard for designing high-bandwidth low-latency interconnection networks for high performance computing (HPC) systems. While bandwidth scaling with efficient multiplexing techniques (wavelengths, time and space) are available, static assignment of wavelengths can be detrimental to network performance for adversial traffic patterns. Dynamic bandwidth reconfiguration based on actual traffic pattern can lead to improved network performance by utilizing idle resources. While dynamic hand-width re-allocation (DBR) techniques can alleviate interconnection bottlenecks, power consumption also increases considerably. In this paper, we propose a dynamically reconfigurable architecture called E-RAPID (Extended-Reconfigurable, All-Photonic Interconnect for Distributed and parallel systems) that not only dynamically reallocates bandwidth, but also reduces the power consumption for all traffic patterns. Our proposed LS (Lock-Step) reconfiguration technique combines Dynamic Power Management (DPM) with DBR techniques, achieving a reduction in power consumption of 25{\%}-50{\%} while degrading the throughput by less than 5{\%}.",
author = "Kodi, {Avinash Karanth} and Ahmed Louri",
year = "2007",
doi = "10.1109/IPDPS.2007.370273",
language = "English (US)",
isbn = "1424409101",
booktitle = "Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM",

}

TY - GEN

T1 - Power-aware bandwidth-reconfigurable optical interconnects for high-performance computing (HPC) systems

AU - Kodi, Avinash Karanth

AU - Louri, Ahmed

PY - 2007

Y1 - 2007

N2 - As communication distances and bit rates increase, opto-electronic interconnects are becoming de-facto standard for designing high-bandwidth low-latency interconnection networks for high performance computing (HPC) systems. While bandwidth scaling with efficient multiplexing techniques (wavelengths, time and space) are available, static assignment of wavelengths can be detrimental to network performance for adversial traffic patterns. Dynamic bandwidth reconfiguration based on actual traffic pattern can lead to improved network performance by utilizing idle resources. While dynamic hand-width re-allocation (DBR) techniques can alleviate interconnection bottlenecks, power consumption also increases considerably. In this paper, we propose a dynamically reconfigurable architecture called E-RAPID (Extended-Reconfigurable, All-Photonic Interconnect for Distributed and parallel systems) that not only dynamically reallocates bandwidth, but also reduces the power consumption for all traffic patterns. Our proposed LS (Lock-Step) reconfiguration technique combines Dynamic Power Management (DPM) with DBR techniques, achieving a reduction in power consumption of 25%-50% while degrading the throughput by less than 5%.

AB - As communication distances and bit rates increase, opto-electronic interconnects are becoming de-facto standard for designing high-bandwidth low-latency interconnection networks for high performance computing (HPC) systems. While bandwidth scaling with efficient multiplexing techniques (wavelengths, time and space) are available, static assignment of wavelengths can be detrimental to network performance for adversial traffic patterns. Dynamic bandwidth reconfiguration based on actual traffic pattern can lead to improved network performance by utilizing idle resources. While dynamic hand-width re-allocation (DBR) techniques can alleviate interconnection bottlenecks, power consumption also increases considerably. In this paper, we propose a dynamically reconfigurable architecture called E-RAPID (Extended-Reconfigurable, All-Photonic Interconnect for Distributed and parallel systems) that not only dynamically reallocates bandwidth, but also reduces the power consumption for all traffic patterns. Our proposed LS (Lock-Step) reconfiguration technique combines Dynamic Power Management (DPM) with DBR techniques, achieving a reduction in power consumption of 25%-50% while degrading the throughput by less than 5%.

UR - http://www.scopus.com/inward/record.url?scp=34548793954&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548793954&partnerID=8YFLogxK

U2 - 10.1109/IPDPS.2007.370273

DO - 10.1109/IPDPS.2007.370273

M3 - Conference contribution

SN - 1424409101

SN - 9781424409105

BT - Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM

ER -