Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems

Jingqing Mu, Roman L Lysecky

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize system power consumption.

Original languageEnglish (US)
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages737-742
Number of pages6
DOIs
StatePublished - 2011
Event2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011 - Yokohama, Japan
Duration: Jan 25 2011Jan 28 2011

Other

Other2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011
CountryJapan
CityYokohama
Period1/25/111/28/11

Fingerprint

Online systems
Embedded systems
Field programmable gate arrays (FPGA)
Electric power utilization
Hardware
Microprocessor chips
Coprocessor

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Cite this

Mu, J., & Lysecky, R. L. (2011). Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 737-742). [5722285] https://doi.org/10.1109/ASPDAC.2011.5722285

Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. / Mu, Jingqing; Lysecky, Roman L.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2011. p. 737-742 5722285.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Mu, J & Lysecky, RL 2011, Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 5722285, pp. 737-742, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, Yokohama, Japan, 1/25/11. https://doi.org/10.1109/ASPDAC.2011.5722285
Mu J, Lysecky RL. Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2011. p. 737-742. 5722285 https://doi.org/10.1109/ASPDAC.2011.5722285
Mu, Jingqing ; Lysecky, Roman L. / Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2011. pp. 737-742
@inproceedings{d3132f77ee1744d8ab04e73f02684021,
title = "Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems",
abstract = "Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize system power consumption.",
author = "Jingqing Mu and Lysecky, {Roman L}",
year = "2011",
doi = "10.1109/ASPDAC.2011.5722285",
language = "English (US)",
isbn = "9781424475155",
pages = "737--742",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems

AU - Mu, Jingqing

AU - Lysecky, Roman L

PY - 2011

Y1 - 2011

N2 - Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize system power consumption.

AB - Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize system power consumption.

UR - http://www.scopus.com/inward/record.url?scp=79952930594&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79952930594&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2011.5722285

DO - 10.1109/ASPDAC.2011.5722285

M3 - Conference contribution

AN - SCOPUS:79952930594

SN - 9781424475155

SP - 737

EP - 742

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -