QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers

Dominic Ditomaso, Avinash Kodi, Ahmed Louri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

26 Citations (Scopus)

Abstract

Network-on-Chips (NoCs) are quickly becoming the standard communication paradigm for the growing number of cores on the chip. While NoCs can deliver sufficient bandwidth and enhance scalability, NoCs suffer from high power consumption due to the router microarchitecture and communication channels that facilitate inter-core communication. As technology keeps scaling down in the nanometer regime, unpredictable device behavior due to aging, infant mortality, design defects, soft errors, aggressive design, and process-voltage-temperature variations, will increase and will result in a significant increase in faults (both permanent and transient) and hardware failures. In this paper, we propose QORE - a fault tolerant NoC architecture with Quad-Function Channel (QFC) buffers. The use of QFC buffers and their associated control (link and fault controllers) enhance fault-tolerance by allowing the NoC to dynamically adapt to faults at the link level and reverse propagation direction to avoid faulty links. Additionally, QFC buffers reduce router power and improve performance by eliminating in-router buffering. Our simulation results using real benchmarks and synthetic traffic mixes show that QORE improves speedup by 1.3× and throughput by 2.3× when compared to state-of-the art fault tolerant NoCs designs such as Ariadne and Vicis. Moreover, using Synopsys Design Compiler, we also show that network power in QORE is reduced by 21% with minimal control overhead.

Original languageEnglish (US)
Title of host publicationProceedings - International Symposium on High-Performance Computer Architecture
PublisherIEEE Computer Society
Pages320-331
Number of pages12
ISBN (Print)9781479930975
DOIs
StatePublished - 2014
Event20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014 - Orlando, FL, United States
Duration: Feb 15 2014Feb 19 2014

Other

Other20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014
CountryUnited States
CityOrlando, FL
Period2/15/142/19/14

Fingerprint

Routers
Communication
Fault tolerance
Network-on-chip
Scalability
Electric power utilization
Aging of materials
Throughput
Hardware
Bandwidth
Defects
Controllers
Electric potential
Temperature

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Ditomaso, D., Kodi, A., & Louri, A. (2014). QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers. In Proceedings - International Symposium on High-Performance Computer Architecture (pp. 320-331). [6835942] IEEE Computer Society. https://doi.org/10.1109/HPCA.2014.6835942

QORE : A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers. / Ditomaso, Dominic; Kodi, Avinash; Louri, Ahmed.

Proceedings - International Symposium on High-Performance Computer Architecture. IEEE Computer Society, 2014. p. 320-331 6835942.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ditomaso, D, Kodi, A & Louri, A 2014, QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers. in Proceedings - International Symposium on High-Performance Computer Architecture., 6835942, IEEE Computer Society, pp. 320-331, 20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014, Orlando, FL, United States, 2/15/14. https://doi.org/10.1109/HPCA.2014.6835942
Ditomaso D, Kodi A, Louri A. QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers. In Proceedings - International Symposium on High-Performance Computer Architecture. IEEE Computer Society. 2014. p. 320-331. 6835942 https://doi.org/10.1109/HPCA.2014.6835942
Ditomaso, Dominic ; Kodi, Avinash ; Louri, Ahmed. / QORE : A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers. Proceedings - International Symposium on High-Performance Computer Architecture. IEEE Computer Society, 2014. pp. 320-331
@inproceedings{7b3afdafa13547b78aac9e872cfda277,
title = "QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers",
abstract = "Network-on-Chips (NoCs) are quickly becoming the standard communication paradigm for the growing number of cores on the chip. While NoCs can deliver sufficient bandwidth and enhance scalability, NoCs suffer from high power consumption due to the router microarchitecture and communication channels that facilitate inter-core communication. As technology keeps scaling down in the nanometer regime, unpredictable device behavior due to aging, infant mortality, design defects, soft errors, aggressive design, and process-voltage-temperature variations, will increase and will result in a significant increase in faults (both permanent and transient) and hardware failures. In this paper, we propose QORE - a fault tolerant NoC architecture with Quad-Function Channel (QFC) buffers. The use of QFC buffers and their associated control (link and fault controllers) enhance fault-tolerance by allowing the NoC to dynamically adapt to faults at the link level and reverse propagation direction to avoid faulty links. Additionally, QFC buffers reduce router power and improve performance by eliminating in-router buffering. Our simulation results using real benchmarks and synthetic traffic mixes show that QORE improves speedup by 1.3× and throughput by 2.3× when compared to state-of-the art fault tolerant NoCs designs such as Ariadne and Vicis. Moreover, using Synopsys Design Compiler, we also show that network power in QORE is reduced by 21{\%} with minimal control overhead.",
author = "Dominic Ditomaso and Avinash Kodi and Ahmed Louri",
year = "2014",
doi = "10.1109/HPCA.2014.6835942",
language = "English (US)",
isbn = "9781479930975",
pages = "320--331",
booktitle = "Proceedings - International Symposium on High-Performance Computer Architecture",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - QORE

T2 - A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers

AU - Ditomaso, Dominic

AU - Kodi, Avinash

AU - Louri, Ahmed

PY - 2014

Y1 - 2014

N2 - Network-on-Chips (NoCs) are quickly becoming the standard communication paradigm for the growing number of cores on the chip. While NoCs can deliver sufficient bandwidth and enhance scalability, NoCs suffer from high power consumption due to the router microarchitecture and communication channels that facilitate inter-core communication. As technology keeps scaling down in the nanometer regime, unpredictable device behavior due to aging, infant mortality, design defects, soft errors, aggressive design, and process-voltage-temperature variations, will increase and will result in a significant increase in faults (both permanent and transient) and hardware failures. In this paper, we propose QORE - a fault tolerant NoC architecture with Quad-Function Channel (QFC) buffers. The use of QFC buffers and their associated control (link and fault controllers) enhance fault-tolerance by allowing the NoC to dynamically adapt to faults at the link level and reverse propagation direction to avoid faulty links. Additionally, QFC buffers reduce router power and improve performance by eliminating in-router buffering. Our simulation results using real benchmarks and synthetic traffic mixes show that QORE improves speedup by 1.3× and throughput by 2.3× when compared to state-of-the art fault tolerant NoCs designs such as Ariadne and Vicis. Moreover, using Synopsys Design Compiler, we also show that network power in QORE is reduced by 21% with minimal control overhead.

AB - Network-on-Chips (NoCs) are quickly becoming the standard communication paradigm for the growing number of cores on the chip. While NoCs can deliver sufficient bandwidth and enhance scalability, NoCs suffer from high power consumption due to the router microarchitecture and communication channels that facilitate inter-core communication. As technology keeps scaling down in the nanometer regime, unpredictable device behavior due to aging, infant mortality, design defects, soft errors, aggressive design, and process-voltage-temperature variations, will increase and will result in a significant increase in faults (both permanent and transient) and hardware failures. In this paper, we propose QORE - a fault tolerant NoC architecture with Quad-Function Channel (QFC) buffers. The use of QFC buffers and their associated control (link and fault controllers) enhance fault-tolerance by allowing the NoC to dynamically adapt to faults at the link level and reverse propagation direction to avoid faulty links. Additionally, QFC buffers reduce router power and improve performance by eliminating in-router buffering. Our simulation results using real benchmarks and synthetic traffic mixes show that QORE improves speedup by 1.3× and throughput by 2.3× when compared to state-of-the art fault tolerant NoCs designs such as Ariadne and Vicis. Moreover, using Synopsys Design Compiler, we also show that network power in QORE is reduced by 21% with minimal control overhead.

UR - http://www.scopus.com/inward/record.url?scp=84903978283&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84903978283&partnerID=8YFLogxK

U2 - 10.1109/HPCA.2014.6835942

DO - 10.1109/HPCA.2014.6835942

M3 - Conference contribution

AN - SCOPUS:84903978283

SN - 9781479930975

SP - 320

EP - 331

BT - Proceedings - International Symposium on High-Performance Computer Architecture

PB - IEEE Computer Society

ER -