Realizable parasitic reduction for distributed interconnects using matrix pencil technique

Meiling Wang, Prashant Saxena, Omar Hafiz, Xing Wang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With the increasing design complexity, integrating realizable reduction techniques into design flows has shown more advantages than the traditional model order reduction methods. In this paper, we propose a realizable parasitic reduction method for RLGC distributed interconnects . The proposed method obatains a reduced order model based on a modified matrix pencil method. By using a set of analytic formulas, this method provides synthesied RLGC elements. This new model is applied to power grid and antena circuits involving triangular input waveforms, lossy transmission lines and discontinuities of interconnects. The results show better reduction ratio than the standard macromodels and good accuracy compared with the theoretical values.

Original languageEnglish (US)
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages781-786
Number of pages6
StatePublished - 2004
EventProceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004 - Yokohama, Japan
Duration: Jan 27 2004Jan 30 2004

Other

OtherProceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004
CountryJapan
CityYokohama
Period1/27/041/30/04

Fingerprint

Electric lines
Networks (circuits)

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Wang, M., Saxena, P., Hafiz, O., & Wang, X. (2004). Realizable parasitic reduction for distributed interconnects using matrix pencil technique. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 781-786)

Realizable parasitic reduction for distributed interconnects using matrix pencil technique. / Wang, Meiling; Saxena, Prashant; Hafiz, Omar; Wang, Xing.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. p. 781-786.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Wang, M, Saxena, P, Hafiz, O & Wang, X 2004, Realizable parasitic reduction for distributed interconnects using matrix pencil technique. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. pp. 781-786, Proceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004, Yokohama, Japan, 1/27/04.
Wang M, Saxena P, Hafiz O, Wang X. Realizable parasitic reduction for distributed interconnects using matrix pencil technique. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. p. 781-786
Wang, Meiling ; Saxena, Prashant ; Hafiz, Omar ; Wang, Xing. / Realizable parasitic reduction for distributed interconnects using matrix pencil technique. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. pp. 781-786
@inproceedings{08ea857243f04b02b4b70c8c47edb234,
title = "Realizable parasitic reduction for distributed interconnects using matrix pencil technique",
abstract = "With the increasing design complexity, integrating realizable reduction techniques into design flows has shown more advantages than the traditional model order reduction methods. In this paper, we propose a realizable parasitic reduction method for RLGC distributed interconnects . The proposed method obatains a reduced order model based on a modified matrix pencil method. By using a set of analytic formulas, this method provides synthesied RLGC elements. This new model is applied to power grid and antena circuits involving triangular input waveforms, lossy transmission lines and discontinuities of interconnects. The results show better reduction ratio than the standard macromodels and good accuracy compared with the theoretical values.",
author = "Meiling Wang and Prashant Saxena and Omar Hafiz and Xing Wang",
year = "2004",
language = "English (US)",
pages = "781--786",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Realizable parasitic reduction for distributed interconnects using matrix pencil technique

AU - Wang, Meiling

AU - Saxena, Prashant

AU - Hafiz, Omar

AU - Wang, Xing

PY - 2004

Y1 - 2004

N2 - With the increasing design complexity, integrating realizable reduction techniques into design flows has shown more advantages than the traditional model order reduction methods. In this paper, we propose a realizable parasitic reduction method for RLGC distributed interconnects . The proposed method obatains a reduced order model based on a modified matrix pencil method. By using a set of analytic formulas, this method provides synthesied RLGC elements. This new model is applied to power grid and antena circuits involving triangular input waveforms, lossy transmission lines and discontinuities of interconnects. The results show better reduction ratio than the standard macromodels and good accuracy compared with the theoretical values.

AB - With the increasing design complexity, integrating realizable reduction techniques into design flows has shown more advantages than the traditional model order reduction methods. In this paper, we propose a realizable parasitic reduction method for RLGC distributed interconnects . The proposed method obatains a reduced order model based on a modified matrix pencil method. By using a set of analytic formulas, this method provides synthesied RLGC elements. This new model is applied to power grid and antena circuits involving triangular input waveforms, lossy transmission lines and discontinuities of interconnects. The results show better reduction ratio than the standard macromodels and good accuracy compared with the theoretical values.

UR - http://www.scopus.com/inward/record.url?scp=2442552846&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2442552846&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:2442552846

SP - 781

EP - 786

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -