Statistical clock tree routing for robustness to process variations

Uday Padmanabhan, Janet M. Wang, Jiang Hu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations

Abstract

Advances in VLSI technology make clock skew more susceptible to process variations. Notwithstanding efficient zero skew routing algorithms, clock skew still limits post-manufacturing performance. Process-induced skew presents an ever-growing limitation for high speed, large area clock networks. To achieve multi-GHz operation for high-end designs, clock networks must be constructed to tolerate variations in various interconnect parameters. We propose a statistical centering based clock routing algorithm built upon DME that greatly improves skew tolerance to interconnect variations. The algorithm achieves the improvement by: i) choosing the best center measure which is dynamically based on the first three moments of the skew distribution, and ii) designing for all sink pairs in the subtrees simultaneously. In addition, a variation aware abstract topology generation algorithm is proposed in this paper. Experiments on benchmark circuits demonstrate the efficiency of the proposed method in reducing the number of skew violations by 12%-37%.

Original languageEnglish (US)
Title of host publicationProceedings of ISPD'06 - 2006 International Symposium on Physical Design
PublisherAssociation for Computing Machinery (ACM)
Pages149-156
Number of pages8
ISBN (Print)1595932992, 9781595932990
DOIs
StatePublished - Jan 1 2006
EventISPD'06 - 2006 International Symposium on Physical Design - San Jose, CA, United States
Duration: Apr 9 2006Apr 12 2006

Publication series

NameProceedings of the International Symposium on Physical Design
Volume2006

Other

OtherISPD'06 - 2006 International Symposium on Physical Design
CountryUnited States
CitySan Jose, CA
Period4/9/064/12/06

Keywords

  • Clock Tree
  • Process Variations
  • Robustness
  • Routing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Statistical clock tree routing for robustness to process variations'. Together they form a unique fingerprint.

  • Cite this

    Padmanabhan, U., Wang, J. M., & Hu, J. (2006). Statistical clock tree routing for robustness to process variations. In Proceedings of ISPD'06 - 2006 International Symposium on Physical Design (pp. 149-156). (Proceedings of the International Symposium on Physical Design; Vol. 2006). Association for Computing Machinery (ACM). https://doi.org/10.1145/1123008.1123037