Stress and reliability analysis of electronic packages with ultra-thin chips

Sergey Shkarayev, Sergey Savastiouk, Oleg Siniaguine

Research output: Contribution to journalArticle

14 Scopus citations

Abstract

This research concerns itself with a stress and reliability analysis of electronic packages with ultra-thin chips based on the finite element method. The effect of chip and substrate thickness, substrate material, presence of underfill, dimensions, and shape of the bump on stress reduction is analyzed. Obtained results clearly show that chip thinning, when used with an appropriate design of the entire package, can significantly decrease stresses and stress intensity factors and improve the reliability of the package. The developed software provides an effective design tool to quantify the reliability, stresses, and deflections of a package with ultra-thin chips.

Original languageEnglish (US)
Pages (from-to)98-103
Number of pages6
JournalJournal of Electronic Packaging, Transactions of the ASME
Volume125
Issue number1
DOIs
StatePublished - Dec 8 2003

    Fingerprint

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Mechanics of Materials
  • Computer Science Applications
  • Electrical and Electronic Engineering

Cite this