Symbolic analysis of faulty logic circuits in the presence of correlated gate failures

Srdjan Brkic, Predrag Ivanis, Goran Djordjevic, Bane V Vasic

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper we present a method for symbolic analysis of unreliable logic circuits in the presence of correlated and data-dependent gate failures, described by Markov chains. Presented probabilistic algorithm is used for the analysis of majority logic and XOR logic circuits.

Original languageEnglish (US)
Title of host publication2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Proceedings of Papers
Pages369-372
Number of pages4
DOIs
StatePublished - 2013
Event2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Belgrade, Serbia
Duration: Nov 26 2013Nov 28 2013

Other

Other2013 21st Telecommunications Forum Telfor, TELFOR 2013
CountrySerbia
CityBelgrade
Period11/26/1311/28/13

Fingerprint

Logic circuits
Majority logic
Markov processes

Keywords

  • Combinatorial circuits
  • fault-tolerance
  • Markov chains
  • symbolic analysis

ASJC Scopus subject areas

  • Computer Networks and Communications

Cite this

Brkic, S., Ivanis, P., Djordjevic, G., & Vasic, B. V. (2013). Symbolic analysis of faulty logic circuits in the presence of correlated gate failures. In 2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Proceedings of Papers (pp. 369-372). [6716246] https://doi.org/10.1109/TELFOR.2013.6716246

Symbolic analysis of faulty logic circuits in the presence of correlated gate failures. / Brkic, Srdjan; Ivanis, Predrag; Djordjevic, Goran; Vasic, Bane V.

2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Proceedings of Papers. 2013. p. 369-372 6716246.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Brkic, S, Ivanis, P, Djordjevic, G & Vasic, BV 2013, Symbolic analysis of faulty logic circuits in the presence of correlated gate failures. in 2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Proceedings of Papers., 6716246, pp. 369-372, 2013 21st Telecommunications Forum Telfor, TELFOR 2013, Belgrade, Serbia, 11/26/13. https://doi.org/10.1109/TELFOR.2013.6716246
Brkic S, Ivanis P, Djordjevic G, Vasic BV. Symbolic analysis of faulty logic circuits in the presence of correlated gate failures. In 2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Proceedings of Papers. 2013. p. 369-372. 6716246 https://doi.org/10.1109/TELFOR.2013.6716246
Brkic, Srdjan ; Ivanis, Predrag ; Djordjevic, Goran ; Vasic, Bane V. / Symbolic analysis of faulty logic circuits in the presence of correlated gate failures. 2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Proceedings of Papers. 2013. pp. 369-372
@inproceedings{c5f3f584eb7e47d9a31f68c55cab87ad,
title = "Symbolic analysis of faulty logic circuits in the presence of correlated gate failures",
abstract = "In this paper we present a method for symbolic analysis of unreliable logic circuits in the presence of correlated and data-dependent gate failures, described by Markov chains. Presented probabilistic algorithm is used for the analysis of majority logic and XOR logic circuits.",
keywords = "Combinatorial circuits, fault-tolerance, Markov chains, symbolic analysis",
author = "Srdjan Brkic and Predrag Ivanis and Goran Djordjevic and Vasic, {Bane V}",
year = "2013",
doi = "10.1109/TELFOR.2013.6716246",
language = "English (US)",
isbn = "9781479914197",
pages = "369--372",
booktitle = "2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Proceedings of Papers",

}

TY - GEN

T1 - Symbolic analysis of faulty logic circuits in the presence of correlated gate failures

AU - Brkic, Srdjan

AU - Ivanis, Predrag

AU - Djordjevic, Goran

AU - Vasic, Bane V

PY - 2013

Y1 - 2013

N2 - In this paper we present a method for symbolic analysis of unreliable logic circuits in the presence of correlated and data-dependent gate failures, described by Markov chains. Presented probabilistic algorithm is used for the analysis of majority logic and XOR logic circuits.

AB - In this paper we present a method for symbolic analysis of unreliable logic circuits in the presence of correlated and data-dependent gate failures, described by Markov chains. Presented probabilistic algorithm is used for the analysis of majority logic and XOR logic circuits.

KW - Combinatorial circuits

KW - fault-tolerance

KW - Markov chains

KW - symbolic analysis

UR - http://www.scopus.com/inward/record.url?scp=84894349289&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84894349289&partnerID=8YFLogxK

U2 - 10.1109/TELFOR.2013.6716246

DO - 10.1109/TELFOR.2013.6716246

M3 - Conference contribution

SN - 9781479914197

SP - 369

EP - 372

BT - 2013 21st Telecommunications Forum Telfor, TELFOR 2013 - Proceedings of Papers

ER -