Techniques for reducing read latency of core bus wrappers

Roman L Lysecky, Frank Vahid, Tony D. Givargis

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

Today's system-on-a-chip designs consist of many cores, To enable cores to be easily integrated into different systems, many propose creating cores with their internal logic separated from their wrapper. This separation may introduce extra read latency. Pre-fetching register data into register copies in the bus wrapper can reduce or eliminate this extra latency. In this paper, we introduce a technique for automatically designing a pre-fetch unit that satisfies user-imposed register-access constraints. The technique benefits from mapping the pre-fetching problem to the well-known real-time process scheduling problem. We then extend the technique to allow user-specified register interdependencies, using a Petri net model, resulting in even more efficient pre-fetch schedules.

Original languageEnglish (US)
Title of host publicationProceedings -Design, Automation and Test in Europe, DATE
Pages84-91
Number of pages8
DOIs
StatePublished - 2000
Externally publishedYes
EventDesign, Automation and Test in Europe Conference and Exhibition 2000, DATE 2000 - Paris, France
Duration: Mar 27 2000Mar 30 2000

Other

OtherDesign, Automation and Test in Europe Conference and Exhibition 2000, DATE 2000
CountryFrance
CityParis
Period3/27/003/30/00

Fingerprint

Petri nets
Scheduling

Keywords

  • Bus wrapper
  • Cores
  • Design reuse
  • Intellectual property
  • Interfacing
  • On-chip bus
  • System-on-a-chip

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Lysecky, R. L., Vahid, F., & Givargis, T. D. (2000). Techniques for reducing read latency of core bus wrappers. In Proceedings -Design, Automation and Test in Europe, DATE (pp. 84-91). [840021] https://doi.org/10.1109/DATE.2000.840021

Techniques for reducing read latency of core bus wrappers. / Lysecky, Roman L; Vahid, Frank; Givargis, Tony D.

Proceedings -Design, Automation and Test in Europe, DATE. 2000. p. 84-91 840021.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lysecky, RL, Vahid, F & Givargis, TD 2000, Techniques for reducing read latency of core bus wrappers. in Proceedings -Design, Automation and Test in Europe, DATE., 840021, pp. 84-91, Design, Automation and Test in Europe Conference and Exhibition 2000, DATE 2000, Paris, France, 3/27/00. https://doi.org/10.1109/DATE.2000.840021
Lysecky RL, Vahid F, Givargis TD. Techniques for reducing read latency of core bus wrappers. In Proceedings -Design, Automation and Test in Europe, DATE. 2000. p. 84-91. 840021 https://doi.org/10.1109/DATE.2000.840021
Lysecky, Roman L ; Vahid, Frank ; Givargis, Tony D. / Techniques for reducing read latency of core bus wrappers. Proceedings -Design, Automation and Test in Europe, DATE. 2000. pp. 84-91
@inproceedings{69fd49f54eee4c3cba5f0325553ea345,
title = "Techniques for reducing read latency of core bus wrappers",
abstract = "Today's system-on-a-chip designs consist of many cores, To enable cores to be easily integrated into different systems, many propose creating cores with their internal logic separated from their wrapper. This separation may introduce extra read latency. Pre-fetching register data into register copies in the bus wrapper can reduce or eliminate this extra latency. In this paper, we introduce a technique for automatically designing a pre-fetch unit that satisfies user-imposed register-access constraints. The technique benefits from mapping the pre-fetching problem to the well-known real-time process scheduling problem. We then extend the technique to allow user-specified register interdependencies, using a Petri net model, resulting in even more efficient pre-fetch schedules.",
keywords = "Bus wrapper, Cores, Design reuse, Intellectual property, Interfacing, On-chip bus, System-on-a-chip",
author = "Lysecky, {Roman L} and Frank Vahid and Givargis, {Tony D.}",
year = "2000",
doi = "10.1109/DATE.2000.840021",
language = "English (US)",
pages = "84--91",
booktitle = "Proceedings -Design, Automation and Test in Europe, DATE",

}

TY - GEN

T1 - Techniques for reducing read latency of core bus wrappers

AU - Lysecky, Roman L

AU - Vahid, Frank

AU - Givargis, Tony D.

PY - 2000

Y1 - 2000

N2 - Today's system-on-a-chip designs consist of many cores, To enable cores to be easily integrated into different systems, many propose creating cores with their internal logic separated from their wrapper. This separation may introduce extra read latency. Pre-fetching register data into register copies in the bus wrapper can reduce or eliminate this extra latency. In this paper, we introduce a technique for automatically designing a pre-fetch unit that satisfies user-imposed register-access constraints. The technique benefits from mapping the pre-fetching problem to the well-known real-time process scheduling problem. We then extend the technique to allow user-specified register interdependencies, using a Petri net model, resulting in even more efficient pre-fetch schedules.

AB - Today's system-on-a-chip designs consist of many cores, To enable cores to be easily integrated into different systems, many propose creating cores with their internal logic separated from their wrapper. This separation may introduce extra read latency. Pre-fetching register data into register copies in the bus wrapper can reduce or eliminate this extra latency. In this paper, we introduce a technique for automatically designing a pre-fetch unit that satisfies user-imposed register-access constraints. The technique benefits from mapping the pre-fetching problem to the well-known real-time process scheduling problem. We then extend the technique to allow user-specified register interdependencies, using a Petri net model, resulting in even more efficient pre-fetch schedules.

KW - Bus wrapper

KW - Cores

KW - Design reuse

KW - Intellectual property

KW - Interfacing

KW - On-chip bus

KW - System-on-a-chip

UR - http://www.scopus.com/inward/record.url?scp=84893672530&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84893672530&partnerID=8YFLogxK

U2 - 10.1109/DATE.2000.840021

DO - 10.1109/DATE.2000.840021

M3 - Conference contribution

SP - 84

EP - 91

BT - Proceedings -Design, Automation and Test in Europe, DATE

ER -