VERA: An extensible router architecture

S. Karlin; L. Peterson

doi:10.1109/OPNARC.2001.916834

VERA: An extensible router architecture

S. Karlin, L. Peterson

Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

32 Scopus citations

Abstract

We recognize two trends in router design: increasing pressure to extend the set of services provided by the router and increasing diversity in the hardware components used to construct the router. The consequence of these two trends is that it is becoming increasingly difficult to map the services onto the underlying hardware. Our response to this situation is to define a virtual router architecture, called VERA, that hides the hardware details from the forwarding functions. This paper presents the details of VERA and reports preliminary experiences implementing various aspects of the architecture.

Original language	English (US)
Title of host publication	2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	3-14
Number of pages	12
ISBN (Electronic)	0780370643, 9780780370647
DOIs	https://doi.org/10.1109/OPNARC.2001.916834
State	Published - 2001
Event	IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001 - Anchorage, United States Duration: Apr 27 2001 → Apr 28 2001

Publication series

Name	2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001

Other

Other	IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001
Country	United States
City	Anchorage
Period	4/27/01 → 4/28/01

Keywords

COTS
Classification
Internet Router
QoS
Scheduling

ASJC Scopus subject areas

Computer Networks and Communications
Hardware and Architecture

Access to Document

10.1109/OPNARC.2001.916834

Fingerprint Dive into the research topics of 'VERA: An extensible router architecture'. Together they form a unique fingerprint.

Cite this

VERA : An extensible router architecture. / Karlin, S.; Peterson, L.

2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001. Institute of Electrical and Electronics Engineers Inc., 2001. p. 3-14 916834 (2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Karlin, S & Peterson, L 2001, VERA: An extensible router architecture. in 2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001., 916834, 2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001, Institute of Electrical and Electronics Engineers Inc., pp. 3-14, IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001, Anchorage, United States, 4/27/01. https://doi.org/10.1109/OPNARC.2001.916834

@inproceedings{d783dfe2a6104cb8b169299e4a89f2aa,

title = "VERA: An extensible router architecture",

abstract = "We recognize two trends in router design: increasing pressure to extend the set of services provided by the router and increasing diversity in the hardware components used to construct the router. The consequence of these two trends is that it is becoming increasingly difficult to map the services onto the underlying hardware. Our response to this situation is to define a virtual router architecture, called VERA, that hides the hardware details from the forwarding functions. This paper presents the details of VERA and reports preliminary experiences implementing various aspects of the architecture.",

keywords = "COTS, Classification, Internet Router, QoS, Scheduling",

author = "S. Karlin and L. Peterson",

year = "2001",

doi = "10.1109/OPNARC.2001.916834",

language = "English (US)",

series = "2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "3--14",

booktitle = "2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001",

note = "IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001 ; Conference date: 27-04-2001 Through 28-04-2001",

}

TY - GEN

T1 - VERA

T2 - IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001

AU - Karlin, S.

AU - Peterson, L.

PY - 2001

Y1 - 2001

N2 - We recognize two trends in router design: increasing pressure to extend the set of services provided by the router and increasing diversity in the hardware components used to construct the router. The consequence of these two trends is that it is becoming increasingly difficult to map the services onto the underlying hardware. Our response to this situation is to define a virtual router architecture, called VERA, that hides the hardware details from the forwarding functions. This paper presents the details of VERA and reports preliminary experiences implementing various aspects of the architecture.

AB - We recognize two trends in router design: increasing pressure to extend the set of services provided by the router and increasing diversity in the hardware components used to construct the router. The consequence of these two trends is that it is becoming increasingly difficult to map the services onto the underlying hardware. Our response to this situation is to define a virtual router architecture, called VERA, that hides the hardware details from the forwarding functions. This paper presents the details of VERA and reports preliminary experiences implementing various aspects of the architecture.

KW - COTS

KW - Classification

KW - Internet Router

KW - QoS

KW - Scheduling

UR - http://www.scopus.com/inward/record.url?scp=84962191129&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962191129&partnerID=8YFLogxK

U2 - 10.1109/OPNARC.2001.916834

DO - 10.1109/OPNARC.2001.916834

M3 - Conference contribution

AN - SCOPUS:84962191129

T3 - 2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001

SP - 3

EP - 14

BT - 2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 27 April 2001 through 28 April 2001

ER -