Work-in-Progress: Runtime requirements monitoring for state-based hardware

Minjun Seo, Roman L Lysecky

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a requirements-driven methodology enabling efficient runtime monitoring of hardware in embedded systems. We present a novel method for extracting hardware verification requirements from state-based hardware models to construct a hierarchical runtime monitoring graph (HRMG) that can be efficiently used at runtime to verify correctness.

Original languageEnglish (US)
Title of host publication2018 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781538655627
DOIs
StatePublished - Nov 6 2018
Event2018 ACM/IEEE International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2018 - Turin, Italy
Duration: Sep 30 2018Oct 5 2018

Other

Other2018 ACM/IEEE International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2018
CountryItaly
CityTurin
Period9/30/1810/5/18

Keywords

  • formal verification models
  • hardware verification
  • non-intrusive monitoring
  • Runtime requirements verification

ASJC Scopus subject areas

  • Artificial Intelligence
  • Hardware and Architecture
  • Software

Fingerprint Dive into the research topics of 'Work-in-Progress: Runtime requirements monitoring for state-based hardware'. Together they form a unique fingerprint.

  • Cite this

    Seo, M., & Lysecky, R. L. (2018). Work-in-Progress: Runtime requirements monitoring for state-based hardware. In 2018 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2018 [8525882] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CODESISSS.2018.8525882